]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - drivers/net/r8169.c
projects / thirdparty / kernel / stable.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
e1000: remove unnecessary code
[thirdparty/kernel/stable.git] / drivers / net / r8169.c
CommitLineData
1da177e4 1/*
07d3f51f
FR		 2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
1da177e4
LT		 9 */
10
11#include <linux/module.h>
12#include <linux/moduleparam.h>
13#include <linux/pci.h>
14#include <linux/netdevice.h>
15#include <linux/etherdevice.h>
16#include <linux/delay.h>
17#include <linux/ethtool.h>
18#include <linux/mii.h>
19#include <linux/if_vlan.h>
20#include <linux/crc32.h>
21#include <linux/in.h>
22#include <linux/ip.h>
23#include <linux/tcp.h>
24#include <linux/init.h>
a6b7a407 25#include <linux/interrupt.h>
1da177e4 26#include <linux/dma-mapping.h>
e1759441 27#include <linux/pm_runtime.h>
bca03d5f 28#include <linux/firmware.h>
ba04c7c9 29#include <linux/pci-aspm.h>
70c71606 30#include <linux/prefetch.h>
1da177e4 31
99f252b0 32#include <asm/system.h>
1da177e4
LT		 33#include <asm/io.h>
34#include <asm/irq.h>
35
865c652d 36#define RTL8169_VERSION "2.3LK-NAPI"
1da177e4
LT		 37#define MODULENAME "r8169"
38#define PFX MODULENAME ": "
39
bca03d5f 40#define FIRMWARE_8168D_1 "rtl_nic/rtl8168d-1.fw"
41#define FIRMWARE_8168D_2 "rtl_nic/rtl8168d-2.fw"
01dc7fec 42#define FIRMWARE_8168E_1 "rtl_nic/rtl8168e-1.fw"
43#define FIRMWARE_8168E_2 "rtl_nic/rtl8168e-2.fw"
5a5e4443 44#define FIRMWARE_8105E_1 "rtl_nic/rtl8105e-1.fw"
bca03d5f 45
1da177e4
LT		 46#ifdef RTL8169_DEBUG
47#define assert(expr) \
5b0384f4
FR		 48 if (!(expr)) { \
49 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
b39d66a8 50 #expr,__FILE__,__func__,__LINE__); \
5b0384f4 51 }
06fa7358
JP		 52#define dprintk(fmt, args...) \
53 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
1da177e4
LT		 54#else
55#define assert(expr) do {} while (0)
56#define dprintk(fmt, args...) do {} while (0)
57#endif /* RTL8169_DEBUG */
58
b57b7e5a 59#define R8169_MSG_DEFAULT \
f0e837d9 60 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
b57b7e5a 61
1da177e4
LT		 62#define TX_BUFFS_AVAIL(tp) \
63 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
64
1da177e4
LT		 65/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
66 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
f71e1309 67static const int multicast_filter_limit = 32;
1da177e4
LT		 68
69/* MAC address length */
70#define MAC_ADDR_LEN 6
71
9c14ceaf 72#define MAX_READ_REQUEST_SHIFT 12
1da177e4
LT		 73#define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
74#define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
75#define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
1da177e4
LT		 76#define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
77#define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
78
79#define R8169_REGS_SIZE 256
80#define R8169_NAPI_WEIGHT 64
81#define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
82#define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
83#define RX_BUF_SIZE 1536 /* Rx Buffer size */
84#define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
85#define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
86
87#define RTL8169_TX_TIMEOUT (6*HZ)
88#define RTL8169_PHY_TIMEOUT (10*HZ)
89
ea8dbdd1 90#define RTL_EEPROM_SIG cpu_to_le32(0x8129)
91#define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff)
e1564ec9
FR		 92#define RTL_EEPROM_SIG_ADDR 0x0000
93
1da177e4
LT		 94/* write/read MMIO register */
95#define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
96#define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
97#define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
98#define RTL_R8(reg) readb (ioaddr + (reg))
99#define RTL_R16(reg) readw (ioaddr + (reg))
06f555f3 100#define RTL_R32(reg) readl (ioaddr + (reg))
1da177e4
LT		 101
102enum mac_version {
85bffe6c
FR		 103 RTL_GIGA_MAC_VER_01 = 0,
104 RTL_GIGA_MAC_VER_02,
105 RTL_GIGA_MAC_VER_03,
106 RTL_GIGA_MAC_VER_04,
107 RTL_GIGA_MAC_VER_05,
108 RTL_GIGA_MAC_VER_06,
109 RTL_GIGA_MAC_VER_07,
110 RTL_GIGA_MAC_VER_08,
111 RTL_GIGA_MAC_VER_09,
112 RTL_GIGA_MAC_VER_10,
113 RTL_GIGA_MAC_VER_11,
114 RTL_GIGA_MAC_VER_12,
115 RTL_GIGA_MAC_VER_13,
116 RTL_GIGA_MAC_VER_14,
117 RTL_GIGA_MAC_VER_15,
118 RTL_GIGA_MAC_VER_16,
119 RTL_GIGA_MAC_VER_17,
120 RTL_GIGA_MAC_VER_18,
121 RTL_GIGA_MAC_VER_19,
122 RTL_GIGA_MAC_VER_20,
123 RTL_GIGA_MAC_VER_21,
124 RTL_GIGA_MAC_VER_22,
125 RTL_GIGA_MAC_VER_23,
126 RTL_GIGA_MAC_VER_24,
127 RTL_GIGA_MAC_VER_25,
128 RTL_GIGA_MAC_VER_26,
129 RTL_GIGA_MAC_VER_27,
130 RTL_GIGA_MAC_VER_28,
131 RTL_GIGA_MAC_VER_29,
132 RTL_GIGA_MAC_VER_30,
133 RTL_GIGA_MAC_VER_31,
134 RTL_GIGA_MAC_VER_32,
135 RTL_GIGA_MAC_VER_33,
136 RTL_GIGA_MAC_NONE = 0xff,
1da177e4
LT		 137};
138
2b7b4318
FR		 139enum rtl_tx_desc_version {
140 RTL_TD_0 = 0,
141 RTL_TD_1 = 1,
142};
143
85bffe6c
FR		 144#define _R(NAME,TD,FW) \
145 { .name = NAME, .txd_version = TD, .fw_name = FW }
1da177e4 146
3c6bee1d 147static const struct {
1da177e4 148 const char *name;
2b7b4318 149 enum rtl_tx_desc_version txd_version;
953a12cc 150 const char *fw_name;
85bffe6c
FR		 151} rtl_chip_infos[] = {
152 /* PCI devices. */
153 [RTL_GIGA_MAC_VER_01] =
154 _R("RTL8169", RTL_TD_0, NULL),
155 [RTL_GIGA_MAC_VER_02] =
156 _R("RTL8169s", RTL_TD_0, NULL),
157 [RTL_GIGA_MAC_VER_03] =
158 _R("RTL8110s", RTL_TD_0, NULL),
159 [RTL_GIGA_MAC_VER_04] =
160 _R("RTL8169sb/8110sb", RTL_TD_0, NULL),
161 [RTL_GIGA_MAC_VER_05] =
162 _R("RTL8169sc/8110sc", RTL_TD_0, NULL),
163 [RTL_GIGA_MAC_VER_06] =
164 _R("RTL8169sc/8110sc", RTL_TD_0, NULL),
165 /* PCI-E devices. */
166 [RTL_GIGA_MAC_VER_07] =
167 _R("RTL8102e", RTL_TD_1, NULL),
168 [RTL_GIGA_MAC_VER_08] =
169 _R("RTL8102e", RTL_TD_1, NULL),
170 [RTL_GIGA_MAC_VER_09] =
171 _R("RTL8102e", RTL_TD_1, NULL),
172 [RTL_GIGA_MAC_VER_10] =
173 _R("RTL8101e", RTL_TD_0, NULL),
174 [RTL_GIGA_MAC_VER_11] =
175 _R("RTL8168b/8111b", RTL_TD_0, NULL),
176 [RTL_GIGA_MAC_VER_12] =
177 _R("RTL8168b/8111b", RTL_TD_0, NULL),
178 [RTL_GIGA_MAC_VER_13] =
179 _R("RTL8101e", RTL_TD_0, NULL),
180 [RTL_GIGA_MAC_VER_14] =
181 _R("RTL8100e", RTL_TD_0, NULL),
182 [RTL_GIGA_MAC_VER_15] =
183 _R("RTL8100e", RTL_TD_0, NULL),
184 [RTL_GIGA_MAC_VER_16] =
185 _R("RTL8101e", RTL_TD_0, NULL),
186 [RTL_GIGA_MAC_VER_17] =
187 _R("RTL8168b/8111b", RTL_TD_0, NULL),
188 [RTL_GIGA_MAC_VER_18] =
189 _R("RTL8168cp/8111cp", RTL_TD_1, NULL),
190 [RTL_GIGA_MAC_VER_19] =
191 _R("RTL8168c/8111c", RTL_TD_1, NULL),
192 [RTL_GIGA_MAC_VER_20] =
193 _R("RTL8168c/8111c", RTL_TD_1, NULL),
194 [RTL_GIGA_MAC_VER_21] =
195 _R("RTL8168c/8111c", RTL_TD_1, NULL),
196 [RTL_GIGA_MAC_VER_22] =
197 _R("RTL8168c/8111c", RTL_TD_1, NULL),
198 [RTL_GIGA_MAC_VER_23] =
199 _R("RTL8168cp/8111cp", RTL_TD_1, NULL),
200 [RTL_GIGA_MAC_VER_24] =
201 _R("RTL8168cp/8111cp", RTL_TD_1, NULL),
202 [RTL_GIGA_MAC_VER_25] =
203 _R("RTL8168d/8111d", RTL_TD_1, FIRMWARE_8168D_1),
204 [RTL_GIGA_MAC_VER_26] =
205 _R("RTL8168d/8111d", RTL_TD_1, FIRMWARE_8168D_2),
206 [RTL_GIGA_MAC_VER_27] =
207 _R("RTL8168dp/8111dp", RTL_TD_1, NULL),
208 [RTL_GIGA_MAC_VER_28] =
209 _R("RTL8168dp/8111dp", RTL_TD_1, NULL),
210 [RTL_GIGA_MAC_VER_29] =
211 _R("RTL8105e", RTL_TD_1, FIRMWARE_8105E_1),
212 [RTL_GIGA_MAC_VER_30] =
213 _R("RTL8105e", RTL_TD_1, FIRMWARE_8105E_1),
214 [RTL_GIGA_MAC_VER_31] =
215 _R("RTL8168dp/8111dp", RTL_TD_1, NULL),
216 [RTL_GIGA_MAC_VER_32] =
217 _R("RTL8168e/8111e", RTL_TD_1, FIRMWARE_8168E_1),
218 [RTL_GIGA_MAC_VER_33] =
219 _R("RTL8168e/8111e", RTL_TD_1, FIRMWARE_8168E_2)
953a12cc 220};
85bffe6c 221#undef _R
953a12cc 222
bcf0bf90
FR		 223enum cfg_version {
224 RTL_CFG_0 = 0x00,
225 RTL_CFG_1,
226 RTL_CFG_2
227};
228
07ce4064
FR		 229static void rtl_hw_start_8169(struct net_device *);
230static void rtl_hw_start_8168(struct net_device *);
231static void rtl_hw_start_8101(struct net_device *);
232
a3aa1884 233static DEFINE_PCI_DEVICE_TABLE(rtl8169_pci_tbl) = {
bcf0bf90 234 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
d2eed8cf 235 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
d81bf551 236 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
07ce4064 237 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
bcf0bf90
FR		 238 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
239 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
bc1660b5 240 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
bcf0bf90
FR		 241 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
242 { PCI_VENDOR_ID_LINKSYS, 0x1032,
243 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
11d2e282
CM		 244 { 0x0001, 0x8168,
245 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 },
1da177e4
LT		 246 {0,},
247};
248
249MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
250
6f0333b8 251static int rx_buf_sz = 16383;
4300e8c7 252static int use_dac;
b57b7e5a
SH		 253static struct {
254 u32 msg_enable;
255} debug = { -1 };
1da177e4 256
07d3f51f
FR		 257enum rtl_registers {
258 MAC0 = 0, /* Ethernet hardware address. */
773d2021 259 MAC4 = 4,
07d3f51f
FR		 260 MAR0 = 8, /* Multicast filter. */
261 CounterAddrLow = 0x10,
262 CounterAddrHigh = 0x14,
263 TxDescStartAddrLow = 0x20,
264 TxDescStartAddrHigh = 0x24,
265 TxHDescStartAddrLow = 0x28,
266 TxHDescStartAddrHigh = 0x2c,
267 FLASH = 0x30,
268 ERSR = 0x36,
269 ChipCmd = 0x37,
270 TxPoll = 0x38,
271 IntrMask = 0x3c,
272 IntrStatus = 0x3e,
273 TxConfig = 0x40,
274 RxConfig = 0x44,
2b7b4318
FR		 275
276#define RTL_RX_CONFIG_MASK 0xff7e1880u
277
07d3f51f
FR		 278 RxMissed = 0x4c,
279 Cfg9346 = 0x50,
280 Config0 = 0x51,
281 Config1 = 0x52,
282 Config2 = 0x53,
283 Config3 = 0x54,
284 Config4 = 0x55,
285 Config5 = 0x56,
286 MultiIntr = 0x5c,
287 PHYAR = 0x60,
07d3f51f
FR		 288 PHYstatus = 0x6c,
289 RxMaxSize = 0xda,
290 CPlusCmd = 0xe0,
291 IntrMitigate = 0xe2,
292 RxDescAddrLow = 0xe4,
293 RxDescAddrHigh = 0xe8,
f0298f81 294 EarlyTxThres = 0xec, /* 8169. Unit of 32 bytes. */
295
296#define NoEarlyTx 0x3f /* Max value : no early transmit. */
297
298 MaxTxPacketSize = 0xec, /* 8101/8168. Unit of 128 bytes. */
299
300#define TxPacketMax (8064 >> 7)
301
07d3f51f
FR		 302 FuncEvent = 0xf0,
303 FuncEventMask = 0xf4,
304 FuncPresetState = 0xf8,
305 FuncForceEvent = 0xfc,
1da177e4
LT		 306};
307
f162a5d1
FR		 308enum rtl8110_registers {
309 TBICSR = 0x64,
310 TBI_ANAR = 0x68,
311 TBI_LPAR = 0x6a,
312};
313
314enum rtl8168_8101_registers {
315 CSIDR = 0x64,
316 CSIAR = 0x68,
317#define CSIAR_FLAG 0x80000000
318#define CSIAR_WRITE_CMD 0x80000000
319#define CSIAR_BYTE_ENABLE 0x0f
320#define CSIAR_BYTE_ENABLE_SHIFT 12
321#define CSIAR_ADDR_MASK 0x0fff
065c27c1 322 PMCH = 0x6f,
f162a5d1
FR		 323 EPHYAR = 0x80,
324#define EPHYAR_FLAG 0x80000000
325#define EPHYAR_WRITE_CMD 0x80000000
326#define EPHYAR_REG_MASK 0x1f
327#define EPHYAR_REG_SHIFT 16
328#define EPHYAR_DATA_MASK 0xffff
5a5e4443
HW		 329 DLLPR = 0xd0,
330#define PM_SWITCH (1 << 6)
f162a5d1
FR		 331 DBG_REG = 0xd1,
332#define FIX_NAK_1 (1 << 4)
333#define FIX_NAK_2 (1 << 3)
5a5e4443
HW		 334 TWSI = 0xd2,
335 MCU = 0xd3,
336#define EN_NDP (1 << 3)
337#define EN_OOB_RESET (1 << 2)
daf9df6d 338 EFUSEAR = 0xdc,
339#define EFUSEAR_FLAG 0x80000000
340#define EFUSEAR_WRITE_CMD 0x80000000
341#define EFUSEAR_READ_CMD 0x00000000
342#define EFUSEAR_REG_MASK 0x03ff
343#define EFUSEAR_REG_SHIFT 8
344#define EFUSEAR_DATA_MASK 0xff
f162a5d1
FR		 345};
346
c0e45c1c 347enum rtl8168_registers {
b646d900 348 ERIDR = 0x70,
349 ERIAR = 0x74,
350#define ERIAR_FLAG 0x80000000
351#define ERIAR_WRITE_CMD 0x80000000
352#define ERIAR_READ_CMD 0x00000000
353#define ERIAR_ADDR_BYTE_ALIGN 4
354#define ERIAR_EXGMAC 0
355#define ERIAR_MSIX 1
356#define ERIAR_ASF 2
357#define ERIAR_TYPE_SHIFT 16
358#define ERIAR_BYTEEN 0x0f
359#define ERIAR_BYTEEN_SHIFT 12
c0e45c1c 360 EPHY_RXER_NUM = 0x7c,
361 OCPDR = 0xb0, /* OCP GPHY access */
362#define OCPDR_WRITE_CMD 0x80000000
363#define OCPDR_READ_CMD 0x00000000
364#define OCPDR_REG_MASK 0x7f
365#define OCPDR_GPHY_REG_SHIFT 16
366#define OCPDR_DATA_MASK 0xffff
367 OCPAR = 0xb4,
368#define OCPAR_FLAG 0x80000000
369#define OCPAR_GPHY_WRITE_CMD 0x8000f060
370#define OCPAR_GPHY_READ_CMD 0x0000f060
01dc7fec 371 RDSAR1 = 0xd0, /* 8168c only. Undocumented on 8168dp */
372 MISC = 0xf0, /* 8168e only. */
cecb5fd7 373#define TXPLA_RST (1 << 29)
c0e45c1c 374};
375
07d3f51f 376enum rtl_register_content {
1da177e4 377 /* InterruptStatusBits */
07d3f51f
FR		 378 SYSErr = 0x8000,
379 PCSTimeout = 0x4000,
380 SWInt = 0x0100,
381 TxDescUnavail = 0x0080,
382 RxFIFOOver = 0x0040,
383 LinkChg = 0x0020,
384 RxOverflow = 0x0010,
385 TxErr = 0x0008,
386 TxOK = 0x0004,
387 RxErr = 0x0002,
388 RxOK = 0x0001,
1da177e4
LT		 389
390 /* RxStatusDesc */
9dccf611
FR		 391 RxFOVF = (1 << 23),
392 RxRWT = (1 << 22),
393 RxRES = (1 << 21),
394 RxRUNT = (1 << 20),
395 RxCRC = (1 << 19),
1da177e4
LT		 396
397 /* ChipCmdBits */
07d3f51f
FR		 398 CmdReset = 0x10,
399 CmdRxEnb = 0x08,
400 CmdTxEnb = 0x04,
401 RxBufEmpty = 0x01,
1da177e4 402
275391a4
FR		 403 /* TXPoll register p.5 */
404 HPQ = 0x80, /* Poll cmd on the high prio queue */
405 NPQ = 0x40, /* Poll cmd on the low prio queue */
406 FSWInt = 0x01, /* Forced software interrupt */
407
1da177e4 408 /* Cfg9346Bits */
07d3f51f
FR		 409 Cfg9346_Lock = 0x00,
410 Cfg9346_Unlock = 0xc0,
1da177e4
LT		 411
412 /* rx_mode_bits */
07d3f51f
FR		 413 AcceptErr = 0x20,
414 AcceptRunt = 0x10,
415 AcceptBroadcast = 0x08,
416 AcceptMulticast = 0x04,
417 AcceptMyPhys = 0x02,
418 AcceptAllPhys = 0x01,
1da177e4
LT		 419
420 /* RxConfigBits */
07d3f51f
FR		 421 RxCfgFIFOShift = 13,
422 RxCfgDMAShift = 8,
1da177e4
LT		 423
424 /* TxConfigBits */
425 TxInterFrameGapShift = 24,
426 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
427
5d06a99f 428 /* Config1 register p.24 */
f162a5d1
FR		 429 LEDS1 = (1 << 7),
430 LEDS0 = (1 << 6),
fbac58fc 431 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */
f162a5d1
FR		 432 Speed_down = (1 << 4),
433 MEMMAP = (1 << 3),
434 IOMAP = (1 << 2),
435 VPD = (1 << 1),
5d06a99f
FR		 436 PMEnable = (1 << 0), /* Power Management Enable */
437
6dccd16b
FR		 438 /* Config2 register p. 25 */
439 PCI_Clock_66MHz = 0x01,
440 PCI_Clock_33MHz = 0x00,
441
61a4dcc2
FR		 442 /* Config3 register p.25 */
443 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
444 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
f162a5d1 445 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */
61a4dcc2 446
5d06a99f 447 /* Config5 register p.27 */
61a4dcc2
FR		 448 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
449 MWF = (1 << 5), /* Accept Multicast wakeup frame */
450 UWF = (1 << 4), /* Accept Unicast wakeup frame */
cecb5fd7 451 Spi_en = (1 << 3),
61a4dcc2 452 LanWake = (1 << 1), /* LanWake enable/disable */
5d06a99f
FR		 453 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
454
1da177e4
LT		 455 /* TBICSR p.28 */
456 TBIReset = 0x80000000,
457 TBILoopback = 0x40000000,
458 TBINwEnable = 0x20000000,
459 TBINwRestart = 0x10000000,
460 TBILinkOk = 0x02000000,
461 TBINwComplete = 0x01000000,
462
463 /* CPlusCmd p.31 */
f162a5d1
FR		 464 EnableBist = (1 << 15), // 8168 8101
465 Mac_dbgo_oe = (1 << 14), // 8168 8101
466 Normal_mode = (1 << 13), // unused
467 Force_half_dup = (1 << 12), // 8168 8101
468 Force_rxflow_en = (1 << 11), // 8168 8101
469 Force_txflow_en = (1 << 10), // 8168 8101
470 Cxpl_dbg_sel = (1 << 9), // 8168 8101
471 ASF = (1 << 8), // 8168 8101
472 PktCntrDisable = (1 << 7), // 8168 8101
473 Mac_dbgo_sel = 0x001c, // 8168
1da177e4
LT		 474 RxVlan = (1 << 6),
475 RxChkSum = (1 << 5),
476 PCIDAC = (1 << 4),
477 PCIMulRW = (1 << 3),
0e485150
FR		 478 INTT_0 = 0x0000, // 8168
479 INTT_1 = 0x0001, // 8168
480 INTT_2 = 0x0002, // 8168
481 INTT_3 = 0x0003, // 8168
1da177e4
LT		 482
483 /* rtl8169_PHYstatus */
07d3f51f
FR		 484 TBI_Enable = 0x80,
485 TxFlowCtrl = 0x40,
486 RxFlowCtrl = 0x20,
487 _1000bpsF = 0x10,
488 _100bps = 0x08,
489 _10bps = 0x04,
490 LinkStatus = 0x02,
491 FullDup = 0x01,
1da177e4 492
1da177e4 493 /* _TBICSRBit */
07d3f51f 494 TBILinkOK = 0x02000000,
d4a3a0fc
SH		 495
496 /* DumpCounterCommand */
07d3f51f 497 CounterDump = 0x8,
1da177e4
LT		 498};
499
2b7b4318
FR		 500enum rtl_desc_bit {
501 /* First doubleword. */
1da177e4
LT		 502 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
503 RingEnd = (1 << 30), /* End of descriptor ring */
504 FirstFrag = (1 << 29), /* First segment of a packet */
505 LastFrag = (1 << 28), /* Final segment of a packet */
2b7b4318
FR		 506};
507
508/* Generic case. */
509enum rtl_tx_desc_bit {
510 /* First doubleword. */
511 TD_LSO = (1 << 27), /* Large Send Offload */
512#define TD_MSS_MAX 0x07ffu /* MSS value */
1da177e4 513
2b7b4318
FR		 514 /* Second doubleword. */
515 TxVlanTag = (1 << 17), /* Add VLAN tag */
516};
517
518/* 8169, 8168b and 810x except 8102e. */
519enum rtl_tx_desc_bit_0 {
520 /* First doubleword. */
521#define TD0_MSS_SHIFT 16 /* MSS position (11 bits) */
522 TD0_TCP_CS = (1 << 16), /* Calculate TCP/IP checksum */
523 TD0_UDP_CS = (1 << 17), /* Calculate UDP/IP checksum */
524 TD0_IP_CS = (1 << 18), /* Calculate IP checksum */
525};
526
527/* 8102e, 8168c and beyond. */
528enum rtl_tx_desc_bit_1 {
529 /* Second doubleword. */
530#define TD1_MSS_SHIFT 18 /* MSS position (11 bits) */
531 TD1_IP_CS = (1 << 29), /* Calculate IP checksum */
532 TD1_TCP_CS = (1 << 30), /* Calculate TCP/IP checksum */
533 TD1_UDP_CS = (1 << 31), /* Calculate UDP/IP checksum */
534};
1da177e4 535
2b7b4318
FR		 536static const struct rtl_tx_desc_info {
537 struct {
538 u32 udp;
539 u32 tcp;
540 } checksum;
541 u16 mss_shift;
542 u16 opts_offset;
543} tx_desc_info [] = {
544 [RTL_TD_0] = {
545 .checksum = {
546 .udp = TD0_IP_CS | TD0_UDP_CS,
547 .tcp = TD0_IP_CS | TD0_TCP_CS
548 },
549 .mss_shift = TD0_MSS_SHIFT,
550 .opts_offset = 0
551 },
552 [RTL_TD_1] = {
553 .checksum = {
554 .udp = TD1_IP_CS | TD1_UDP_CS,
555 .tcp = TD1_IP_CS | TD1_TCP_CS
556 },
557 .mss_shift = TD1_MSS_SHIFT,
558 .opts_offset = 1
559 }
560};
561
562enum rtl_rx_desc_bit {
1da177e4
LT		 563 /* Rx private */
564 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
565 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
566
567#define RxProtoUDP (PID1)
568#define RxProtoTCP (PID0)
569#define RxProtoIP (PID1 | PID0)
570#define RxProtoMask RxProtoIP
571
572 IPFail = (1 << 16), /* IP checksum failed */
573 UDPFail = (1 << 15), /* UDP/IP checksum failed */
574 TCPFail = (1 << 14), /* TCP/IP checksum failed */
575 RxVlanTag = (1 << 16), /* VLAN tag available */
576};
577
578#define RsvdMask 0x3fffc000
579
580struct TxDesc {
6cccd6e7
REB		 581 __le32 opts1;
582 __le32 opts2;
583 __le64 addr;
1da177e4
LT		 584};
585
586struct RxDesc {
6cccd6e7
REB		 587 __le32 opts1;
588 __le32 opts2;
589 __le64 addr;
1da177e4
LT		 590};
591
592struct ring_info {
593 struct sk_buff *skb;
594 u32 len;
595 u8 __pad[sizeof(void *) - sizeof(u32)];
596};
597
f23e7fda 598enum features {
ccdffb9a
FR		 599 RTL_FEATURE_WOL = (1 << 0),
600 RTL_FEATURE_MSI = (1 << 1),
601 RTL_FEATURE_GMII = (1 << 2),
f23e7fda
FR		 602};
603
355423d0
IV		 604struct rtl8169_counters {
605 __le64 tx_packets;
606 __le64 rx_packets;
607 __le64 tx_errors;
608 __le32 rx_errors;
609 __le16 rx_missed;
610 __le16 align_errors;
611 __le32 tx_one_collision;
612 __le32 tx_multi_collision;
613 __le64 rx_unicast;
614 __le64 rx_broadcast;
615 __le32 rx_multicast;
616 __le16 tx_aborted;
617 __le16 tx_underun;
618};
619
1da177e4
LT		 620struct rtl8169_private {
621 void __iomem *mmio_addr; /* memory map physical address */
cecb5fd7 622 struct pci_dev *pci_dev;
c4028958 623 struct net_device *dev;
bea3348e 624 struct napi_struct napi;
cecb5fd7 625 spinlock_t lock;
b57b7e5a 626 u32 msg_enable;
2b7b4318
FR		 627 u16 txd_version;
628 u16 mac_version;
1da177e4
LT		 629 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
630 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
631 u32 dirty_rx;
632 u32 dirty_tx;
633 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
634 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
635 dma_addr_t TxPhyAddr;
636 dma_addr_t RxPhyAddr;
6f0333b8 637 void *Rx_databuff[NUM_RX_DESC]; /* Rx data buffers */
1da177e4 638 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
1da177e4
LT		 639 struct timer_list timer;
640 u16 cp_cmd;
0e485150
FR		 641 u16 intr_event;
642 u16 napi_event;
1da177e4 643 u16 intr_mask;
c0e45c1c 644
645 struct mdio_ops {
646 void (*write)(void __iomem *, int, int);
647 int (*read)(void __iomem *, int);
648 } mdio_ops;
649
065c27c1 650 struct pll_power_ops {
651 void (*down)(struct rtl8169_private *);
652 void (*up)(struct rtl8169_private *);
653 } pll_power_ops;
654
54405cde 655 int (*set_speed)(struct net_device *, u8 aneg, u16 sp, u8 dpx, u32 adv);
ccdffb9a 656 int (*get_settings)(struct net_device *, struct ethtool_cmd *);
4da19633 657 void (*phy_reset_enable)(struct rtl8169_private *tp);
07ce4064 658 void (*hw_start)(struct net_device *);
4da19633 659 unsigned int (*phy_reset_pending)(struct rtl8169_private *tp);
1da177e4 660 unsigned int (*link_ok)(void __iomem *);
8b4ab28d 661 int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd);
9c14ceaf 662 int pcie_cap;
c4028958 663 struct delayed_work task;
f23e7fda 664 unsigned features;
ccdffb9a
FR		 665
666 struct mii_if_info mii;
355423d0 667 struct rtl8169_counters counters;
e1759441 668 u32 saved_wolopts;
f1e02ed1 669
670 const struct firmware *fw;
953a12cc 671#define RTL_FIRMWARE_UNKNOWN ERR_PTR(-EAGAIN);
1da177e4
LT		 672};
673
979b6c13 674MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
1da177e4 675MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
1da177e4 676module_param(use_dac, int, 0);
4300e8c7 677MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
b57b7e5a
SH		 678module_param_named(debug, debug.msg_enable, int, 0);
679MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
1da177e4
LT		 680MODULE_LICENSE("GPL");
681MODULE_VERSION(RTL8169_VERSION);
bca03d5f 682MODULE_FIRMWARE(FIRMWARE_8168D_1);
683MODULE_FIRMWARE(FIRMWARE_8168D_2);
01dc7fec 684MODULE_FIRMWARE(FIRMWARE_8168E_1);
685MODULE_FIRMWARE(FIRMWARE_8168E_2);
5a5e4443 686MODULE_FIRMWARE(FIRMWARE_8105E_1);
1da177e4
LT		 687
688static int rtl8169_open(struct net_device *dev);
61357325
SH		 689static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
690 struct net_device *dev);
7d12e780 691static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
1da177e4 692static int rtl8169_init_ring(struct net_device *dev);
07ce4064 693static void rtl_hw_start(struct net_device *dev);
1da177e4 694static int rtl8169_close(struct net_device *dev);
07ce4064 695static void rtl_set_rx_mode(struct net_device *dev);
1da177e4 696static void rtl8169_tx_timeout(struct net_device *dev);
4dcb7d33 697static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
1da177e4 698static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
bea3348e 699 void __iomem *, u32 budget);
4dcb7d33 700static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
1da177e4 701static void rtl8169_down(struct net_device *dev);
99f252b0 702static void rtl8169_rx_clear(struct rtl8169_private *tp);
bea3348e 703static int rtl8169_poll(struct napi_struct *napi, int budget);
1da177e4 704
1da177e4 705static const unsigned int rtl8169_rx_config =
5b0384f4 706 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
1da177e4 707
b646d900 708static u32 ocp_read(struct rtl8169_private *tp, u8 mask, u16 reg)
709{
710 void __iomem *ioaddr = tp->mmio_addr;
711 int i;
712
713 RTL_W32(OCPAR, ((u32)mask & 0x0f) << 12 | (reg & 0x0fff));
714 for (i = 0; i < 20; i++) {
715 udelay(100);
716 if (RTL_R32(OCPAR) & OCPAR_FLAG)
717 break;
718 }
719 return RTL_R32(OCPDR);
720}
721
722static void ocp_write(struct rtl8169_private *tp, u8 mask, u16 reg, u32 data)
723{
724 void __iomem *ioaddr = tp->mmio_addr;
725 int i;
726
727 RTL_W32(OCPDR, data);
728 RTL_W32(OCPAR, OCPAR_FLAG | ((u32)mask & 0x0f) << 12 | (reg & 0x0fff));
729 for (i = 0; i < 20; i++) {
730 udelay(100);
731 if ((RTL_R32(OCPAR) & OCPAR_FLAG) == 0)
732 break;
733 }
734}
735
fac5b3ca 736static void rtl8168_oob_notify(struct rtl8169_private *tp, u8 cmd)
b646d900 737{
fac5b3ca 738 void __iomem *ioaddr = tp->mmio_addr;
b646d900 739 int i;
740
741 RTL_W8(ERIDR, cmd);
742 RTL_W32(ERIAR, 0x800010e8);
743 msleep(2);
744 for (i = 0; i < 5; i++) {
745 udelay(100);
746 if (!(RTL_R32(ERIDR) & ERIAR_FLAG))
747 break;
748 }
749
fac5b3ca 750 ocp_write(tp, 0x1, 0x30, 0x00000001);
b646d900 751}
752
753#define OOB_CMD_RESET 0x00
754#define OOB_CMD_DRIVER_START 0x05
755#define OOB_CMD_DRIVER_STOP 0x06
756
cecb5fd7
FR		 757static u16 rtl8168_get_ocp_reg(struct rtl8169_private *tp)
758{
759 return (tp->mac_version == RTL_GIGA_MAC_VER_31) ? 0xb8 : 0x10;
760}
761
b646d900 762static void rtl8168_driver_start(struct rtl8169_private *tp)
763{
cecb5fd7 764 u16 reg;
b646d900 765 int i;
766
767 rtl8168_oob_notify(tp, OOB_CMD_DRIVER_START);
768
cecb5fd7 769 reg = rtl8168_get_ocp_reg(tp);
4804b3b3 770
b646d900 771 for (i = 0; i < 10; i++) {
772 msleep(10);
4804b3b3 773 if (ocp_read(tp, 0x0f, reg) & 0x00000800)
b646d900 774 break;
775 }
776}
777
778static void rtl8168_driver_stop(struct rtl8169_private *tp)
779{
cecb5fd7 780 u16 reg;
b646d900 781 int i;
782
783 rtl8168_oob_notify(tp, OOB_CMD_DRIVER_STOP);
784
cecb5fd7 785 reg = rtl8168_get_ocp_reg(tp);
4804b3b3 786
b646d900 787 for (i = 0; i < 10; i++) {
788 msleep(10);
4804b3b3 789 if ((ocp_read(tp, 0x0f, reg) & 0x00000800) == 0)
b646d900 790 break;
791 }
792}
793
4804b3b3 794static int r8168dp_check_dash(struct rtl8169_private *tp)
795{
cecb5fd7 796 u16 reg = rtl8168_get_ocp_reg(tp);
4804b3b3 797
cecb5fd7 798 return (ocp_read(tp, 0x0f, reg) & 0x00008000) ? 1 : 0;
4804b3b3 799}
b646d900 800
4da19633 801static void r8169_mdio_write(void __iomem *ioaddr, int reg_addr, int value)
1da177e4
LT		 802{
803 int i;
804
a6baf3af 805 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff));
1da177e4 806
2371408c 807 for (i = 20; i > 0; i--) {
07d3f51f
FR		 808 /*
809 * Check if the RTL8169 has completed writing to the specified
810 * MII register.
811 */
5b0384f4 812 if (!(RTL_R32(PHYAR) & 0x80000000))
1da177e4 813 break;
2371408c 814 udelay(25);
1da177e4 815 }
024a07ba 816 /*
81a95f04
TT		 817 * According to hardware specs a 20us delay is required after write
818 * complete indication, but before sending next command.
024a07ba 819 */
81a95f04 820 udelay(20);
1da177e4
LT		 821}
822
4da19633 823static int r8169_mdio_read(void __iomem *ioaddr, int reg_addr)
1da177e4
LT		 824{
825 int i, value = -1;
826
a6baf3af 827 RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16);
1da177e4 828
2371408c 829 for (i = 20; i > 0; i--) {
07d3f51f
FR		 830 /*
831 * Check if the RTL8169 has completed retrieving data from
832 * the specified MII register.
833 */
1da177e4 834 if (RTL_R32(PHYAR) & 0x80000000) {
a6baf3af 835 value = RTL_R32(PHYAR) & 0xffff;
1da177e4
LT		 836 break;
837 }
2371408c 838 udelay(25);
1da177e4 839 }
81a95f04
TT		 840 /*
841 * According to hardware specs a 20us delay is required after read
842 * complete indication, but before sending next command.
843 */
844 udelay(20);
845
1da177e4
LT		 846 return value;
847}
848
c0e45c1c 849static void r8168dp_1_mdio_access(void __iomem *ioaddr, int reg_addr, u32 data)
850{
851 int i;
852
853 RTL_W32(OCPDR, data |
854 ((reg_addr & OCPDR_REG_MASK) << OCPDR_GPHY_REG_SHIFT));
855 RTL_W32(OCPAR, OCPAR_GPHY_WRITE_CMD);
856 RTL_W32(EPHY_RXER_NUM, 0);
857
858 for (i = 0; i < 100; i++) {
859 mdelay(1);
860 if (!(RTL_R32(OCPAR) & OCPAR_FLAG))
861 break;
862 }
863}
864
865static void r8168dp_1_mdio_write(void __iomem *ioaddr, int reg_addr, int value)
866{
867 r8168dp_1_mdio_access(ioaddr, reg_addr, OCPDR_WRITE_CMD |
868 (value & OCPDR_DATA_MASK));
869}
870
871static int r8168dp_1_mdio_read(void __iomem *ioaddr, int reg_addr)
872{
873 int i;
874
875 r8168dp_1_mdio_access(ioaddr, reg_addr, OCPDR_READ_CMD);
876
877 mdelay(1);
878 RTL_W32(OCPAR, OCPAR_GPHY_READ_CMD);
879 RTL_W32(EPHY_RXER_NUM, 0);
880
881 for (i = 0; i < 100; i++) {
882 mdelay(1);
883 if (RTL_R32(OCPAR) & OCPAR_FLAG)
884 break;
885 }
886
887 return RTL_R32(OCPDR) & OCPDR_DATA_MASK;
888}
889
e6de30d6 890#define R8168DP_1_MDIO_ACCESS_BIT 0x00020000
891
892static void r8168dp_2_mdio_start(void __iomem *ioaddr)
893{
894 RTL_W32(0xd0, RTL_R32(0xd0) & ~R8168DP_1_MDIO_ACCESS_BIT);
895}
896
897static void r8168dp_2_mdio_stop(void __iomem *ioaddr)
898{
899 RTL_W32(0xd0, RTL_R32(0xd0) | R8168DP_1_MDIO_ACCESS_BIT);
900}
901
902static void r8168dp_2_mdio_write(void __iomem *ioaddr, int reg_addr, int value)
903{
904 r8168dp_2_mdio_start(ioaddr);
905
906 r8169_mdio_write(ioaddr, reg_addr, value);
907
908 r8168dp_2_mdio_stop(ioaddr);
909}
910
911static int r8168dp_2_mdio_read(void __iomem *ioaddr, int reg_addr)
912{
913 int value;
914
915 r8168dp_2_mdio_start(ioaddr);
916
917 value = r8169_mdio_read(ioaddr, reg_addr);
918
919 r8168dp_2_mdio_stop(ioaddr);
920
921 return value;
922}
923
4da19633 924static void rtl_writephy(struct rtl8169_private *tp, int location, u32 val)
dacf8154 925{
c0e45c1c 926 tp->mdio_ops.write(tp->mmio_addr, location, val);
dacf8154
FR		 927}
928
4da19633 929static int rtl_readphy(struct rtl8169_private *tp, int location)
930{
c0e45c1c 931 return tp->mdio_ops.read(tp->mmio_addr, location);
4da19633 932}
933
934static void rtl_patchphy(struct rtl8169_private *tp, int reg_addr, int value)
935{
936 rtl_writephy(tp, reg_addr, rtl_readphy(tp, reg_addr) | value);
937}
938
939static void rtl_w1w0_phy(struct rtl8169_private *tp, int reg_addr, int p, int m)
daf9df6d 940{
941 int val;
942
4da19633 943 val = rtl_readphy(tp, reg_addr);
944 rtl_writephy(tp, reg_addr, (val | p) & ~m);
daf9df6d 945}
946
ccdffb9a
FR		 947static void rtl_mdio_write(struct net_device *dev, int phy_id, int location,
948 int val)
949{
950 struct rtl8169_private *tp = netdev_priv(dev);
ccdffb9a 951
4da19633 952 rtl_writephy(tp, location, val);
ccdffb9a
FR		 953}
954
955static int rtl_mdio_read(struct net_device *dev, int phy_id, int location)
956{
957 struct rtl8169_private *tp = netdev_priv(dev);
ccdffb9a 958
4da19633 959 return rtl_readphy(tp, location);
ccdffb9a
FR		 960}
961
dacf8154
FR		 962static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value)
963{
964 unsigned int i;
965
966 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) |
967 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
968
969 for (i = 0; i < 100; i++) {
970 if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG))
971 break;
972 udelay(10);
973 }
974}
975
976static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr)
977{
978 u16 value = 0xffff;
979 unsigned int i;
980
981 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
982
983 for (i = 0; i < 100; i++) {
984 if (RTL_R32(EPHYAR) & EPHYAR_FLAG) {
985 value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK;
986 break;
987 }
988 udelay(10);
989 }
990
991 return value;
992}
993
994static void rtl_csi_write(void __iomem *ioaddr, int addr, int value)
995{
996 unsigned int i;
997
998 RTL_W32(CSIDR, value);
999 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
1000 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
1001
1002 for (i = 0; i < 100; i++) {
1003 if (!(RTL_R32(CSIAR) & CSIAR_FLAG))
1004 break;
1005 udelay(10);
1006 }
1007}
1008
1009static u32 rtl_csi_read(void __iomem *ioaddr, int addr)
1010{
1011 u32 value = ~0x00;
1012 unsigned int i;
1013
1014 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) |
1015 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
1016
1017 for (i = 0; i < 100; i++) {
1018 if (RTL_R32(CSIAR) & CSIAR_FLAG) {
1019 value = RTL_R32(CSIDR);
1020 break;
1021 }
1022 udelay(10);
1023 }
1024
1025 return value;
1026}
1027
daf9df6d 1028static u8 rtl8168d_efuse_read(void __iomem *ioaddr, int reg_addr)
1029{
1030 u8 value = 0xff;
1031 unsigned int i;
1032
1033 RTL_W32(EFUSEAR, (reg_addr & EFUSEAR_REG_MASK) << EFUSEAR_REG_SHIFT);
1034
1035 for (i = 0; i < 300; i++) {
1036 if (RTL_R32(EFUSEAR) & EFUSEAR_FLAG) {
1037 value = RTL_R32(EFUSEAR) & EFUSEAR_DATA_MASK;
1038 break;
1039 }
1040 udelay(100);
1041 }
1042
1043 return value;
1044}
1045
1da177e4
LT		 1046static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
1047{
1048 RTL_W16(IntrMask, 0x0000);
1049
1050 RTL_W16(IntrStatus, 0xffff);
1051}
1052
1053static void rtl8169_asic_down(void __iomem *ioaddr)
1054{
1055 RTL_W8(ChipCmd, 0x00);
1056 rtl8169_irq_mask_and_ack(ioaddr);
1057 RTL_R16(CPlusCmd);
1058}
1059
4da19633 1060static unsigned int rtl8169_tbi_reset_pending(struct rtl8169_private *tp)
1da177e4 1061{
4da19633 1062 void __iomem *ioaddr = tp->mmio_addr;
1063
1da177e4
LT		 1064 return RTL_R32(TBICSR) & TBIReset;
1065}
1066
4da19633 1067static unsigned int rtl8169_xmii_reset_pending(struct rtl8169_private *tp)
1da177e4 1068{
4da19633 1069 return rtl_readphy(tp, MII_BMCR) & BMCR_RESET;
1da177e4
LT		 1070}
1071
1072static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
1073{
1074 return RTL_R32(TBICSR) & TBILinkOk;
1075}
1076
1077static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
1078{
1079 return RTL_R8(PHYstatus) & LinkStatus;
1080}
1081
4da19633 1082static void rtl8169_tbi_reset_enable(struct rtl8169_private *tp)
1da177e4 1083{
4da19633 1084 void __iomem *ioaddr = tp->mmio_addr;
1085
1da177e4
LT		 1086 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
1087}
1088
4da19633 1089static void rtl8169_xmii_reset_enable(struct rtl8169_private *tp)
1da177e4
LT		 1090{
1091 unsigned int val;
1092
4da19633 1093 val = rtl_readphy(tp, MII_BMCR) | BMCR_RESET;
1094 rtl_writephy(tp, MII_BMCR, val & 0xffff);
1da177e4
LT		 1095}
1096
e4fbce74 1097static void __rtl8169_check_link_status(struct net_device *dev,
cecb5fd7
FR		 1098 struct rtl8169_private *tp,
1099 void __iomem *ioaddr, bool pm)
1da177e4
LT		 1100{
1101 unsigned long flags;
1102
1103 spin_lock_irqsave(&tp->lock, flags);
1104 if (tp->link_ok(ioaddr)) {
e1759441 1105 /* This is to cancel a scheduled suspend if there's one. */
e4fbce74
RW		 1106 if (pm)
1107 pm_request_resume(&tp->pci_dev->dev);
1da177e4 1108 netif_carrier_on(dev);
1519e57f
FR		 1109 if (net_ratelimit())
1110 netif_info(tp, ifup, dev, "link up\n");
b57b7e5a 1111 } else {
1da177e4 1112 netif_carrier_off(dev);
bf82c189 1113 netif_info(tp, ifdown, dev, "link down\n");
e4fbce74
RW		 1114 if (pm)
1115 pm_schedule_suspend(&tp->pci_dev->dev, 100);
b57b7e5a 1116 }
1da177e4
LT		 1117 spin_unlock_irqrestore(&tp->lock, flags);
1118}
1119
e4fbce74
RW		 1120static void rtl8169_check_link_status(struct net_device *dev,
1121 struct rtl8169_private *tp,
1122 void __iomem *ioaddr)
1123{
1124 __rtl8169_check_link_status(dev, tp, ioaddr, false);
1125}
1126
e1759441
RW		 1127#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
1128
1129static u32 __rtl8169_get_wol(struct rtl8169_private *tp)
61a4dcc2 1130{
61a4dcc2
FR		 1131 void __iomem *ioaddr = tp->mmio_addr;
1132 u8 options;
e1759441 1133 u32 wolopts = 0;
61a4dcc2
FR		 1134
1135 options = RTL_R8(Config1);
1136 if (!(options & PMEnable))
e1759441 1137 return 0;
61a4dcc2
FR		 1138
1139 options = RTL_R8(Config3);
1140 if (options & LinkUp)
e1759441 1141 wolopts |= WAKE_PHY;
61a4dcc2 1142 if (options & MagicPacket)
e1759441 1143 wolopts |= WAKE_MAGIC;
61a4dcc2
FR		 1144
1145 options = RTL_R8(Config5);
1146 if (options & UWF)
e1759441 1147 wolopts |= WAKE_UCAST;
61a4dcc2 1148 if (options & BWF)
e1759441 1149 wolopts |= WAKE_BCAST;
61a4dcc2 1150 if (options & MWF)
e1759441 1151 wolopts |= WAKE_MCAST;
61a4dcc2 1152
e1759441 1153 return wolopts;
61a4dcc2
FR		 1154}
1155
e1759441 1156static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
61a4dcc2
FR		 1157{
1158 struct rtl8169_private *tp = netdev_priv(dev);
e1759441
RW		 1159
1160 spin_lock_irq(&tp->lock);
1161
1162 wol->supported = WAKE_ANY;
1163 wol->wolopts = __rtl8169_get_wol(tp);
1164
1165 spin_unlock_irq(&tp->lock);
1166}
1167
1168static void __rtl8169_set_wol(struct rtl8169_private *tp, u32 wolopts)
1169{
61a4dcc2 1170 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 1171 unsigned int i;
350f7596 1172 static const struct {
61a4dcc2
FR		 1173 u32 opt;
1174 u16 reg;
1175 u8 mask;
1176 } cfg[] = {
1177 { WAKE_ANY, Config1, PMEnable },
1178 { WAKE_PHY, Config3, LinkUp },
1179 { WAKE_MAGIC, Config3, MagicPacket },
1180 { WAKE_UCAST, Config5, UWF },
1181 { WAKE_BCAST, Config5, BWF },
1182 { WAKE_MCAST, Config5, MWF },
1183 { WAKE_ANY, Config5, LanWake }
1184 };
1185
61a4dcc2
FR		 1186 RTL_W8(Cfg9346, Cfg9346_Unlock);
1187
1188 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
1189 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
e1759441 1190 if (wolopts & cfg[i].opt)
61a4dcc2
FR		 1191 options |= cfg[i].mask;
1192 RTL_W8(cfg[i].reg, options);
1193 }
1194
1195 RTL_W8(Cfg9346, Cfg9346_Lock);
e1759441
RW		 1196}
1197
1198static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
1199{
1200 struct rtl8169_private *tp = netdev_priv(dev);
1201
1202 spin_lock_irq(&tp->lock);
61a4dcc2 1203
f23e7fda
FR		 1204 if (wol->wolopts)
1205 tp->features |= RTL_FEATURE_WOL;
1206 else
1207 tp->features &= ~RTL_FEATURE_WOL;
e1759441 1208 __rtl8169_set_wol(tp, wol->wolopts);
61a4dcc2
FR		 1209 spin_unlock_irq(&tp->lock);
1210
ea80907f 1211 device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts);
1212
61a4dcc2
FR		 1213 return 0;
1214}
1215
31bd204f
FR		 1216static const char *rtl_lookup_firmware_name(struct rtl8169_private *tp)
1217{
85bffe6c 1218 return rtl_chip_infos[tp->mac_version].fw_name;
31bd204f
FR		 1219}
1220
1da177e4
LT		 1221static void rtl8169_get_drvinfo(struct net_device *dev,
1222 struct ethtool_drvinfo *info)
1223{
1224 struct rtl8169_private *tp = netdev_priv(dev);
1225
1226 strcpy(info->driver, MODULENAME);
1227 strcpy(info->version, RTL8169_VERSION);
1228 strcpy(info->bus_info, pci_name(tp->pci_dev));
31bd204f
FR		 1229 strncpy(info->fw_version, IS_ERR_OR_NULL(tp->fw) ? "N/A" :
1230 rtl_lookup_firmware_name(tp), sizeof(info->fw_version) - 1);
1da177e4
LT		 1231}
1232
1233static int rtl8169_get_regs_len(struct net_device *dev)
1234{
1235 return R8169_REGS_SIZE;
1236}
1237
1238static int rtl8169_set_speed_tbi(struct net_device *dev,
54405cde 1239 u8 autoneg, u16 speed, u8 duplex, u32 ignored)
1da177e4
LT		 1240{
1241 struct rtl8169_private *tp = netdev_priv(dev);
1242 void __iomem *ioaddr = tp->mmio_addr;
1243 int ret = 0;
1244 u32 reg;
1245
1246 reg = RTL_R32(TBICSR);
1247 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
1248 (duplex == DUPLEX_FULL)) {
1249 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
1250 } else if (autoneg == AUTONEG_ENABLE)
1251 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
1252 else {
bf82c189
JP		 1253 netif_warn(tp, link, dev,
1254 "incorrect speed setting refused in TBI mode\n");
1da177e4
LT		 1255 ret = -EOPNOTSUPP;
1256 }
1257
1258 return ret;
1259}
1260
1261static int rtl8169_set_speed_xmii(struct net_device *dev,
54405cde 1262 u8 autoneg, u16 speed, u8 duplex, u32 adv)
1da177e4
LT		 1263{
1264 struct rtl8169_private *tp = netdev_priv(dev);
3577aa1b 1265 int giga_ctrl, bmcr;
54405cde 1266 int rc = -EINVAL;
1da177e4 1267
716b50a3 1268 rtl_writephy(tp, 0x1f, 0x0000);
1da177e4
LT		 1269
1270 if (autoneg == AUTONEG_ENABLE) {
3577aa1b 1271 int auto_nego;
1272
4da19633 1273 auto_nego = rtl_readphy(tp, MII_ADVERTISE);
54405cde
ON		 1274 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
1275 ADVERTISE_100HALF | ADVERTISE_100FULL);
1276
1277 if (adv & ADVERTISED_10baseT_Half)
1278 auto_nego |= ADVERTISE_10HALF;
1279 if (adv & ADVERTISED_10baseT_Full)
1280 auto_nego |= ADVERTISE_10FULL;
1281 if (adv & ADVERTISED_100baseT_Half)
1282 auto_nego |= ADVERTISE_100HALF;
1283 if (adv & ADVERTISED_100baseT_Full)
1284 auto_nego |= ADVERTISE_100FULL;
1285
3577aa1b 1286 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1da177e4 1287
4da19633 1288 giga_ctrl = rtl_readphy(tp, MII_CTRL1000);
3577aa1b 1289 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
bcf0bf90 1290
3577aa1b 1291 /* The 8100e/8101e/8102e do Fast Ethernet only. */
826e6cbd 1292 if (tp->mii.supports_gmii) {
54405cde
ON		 1293 if (adv & ADVERTISED_1000baseT_Half)
1294 giga_ctrl |= ADVERTISE_1000HALF;
1295 if (adv & ADVERTISED_1000baseT_Full)
1296 giga_ctrl |= ADVERTISE_1000FULL;
1297 } else if (adv & (ADVERTISED_1000baseT_Half |
1298 ADVERTISED_1000baseT_Full)) {
bf82c189
JP		 1299 netif_info(tp, link, dev,
1300 "PHY does not support 1000Mbps\n");
54405cde 1301 goto out;
bcf0bf90 1302 }
1da177e4 1303
3577aa1b 1304 bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
1305
4da19633 1306 rtl_writephy(tp, MII_ADVERTISE, auto_nego);
1307 rtl_writephy(tp, MII_CTRL1000, giga_ctrl);
3577aa1b 1308 } else {
1309 giga_ctrl = 0;
1310
1311 if (speed == SPEED_10)
1312 bmcr = 0;
1313 else if (speed == SPEED_100)
1314 bmcr = BMCR_SPEED100;
1315 else
54405cde 1316 goto out;
3577aa1b 1317
1318 if (duplex == DUPLEX_FULL)
1319 bmcr |= BMCR_FULLDPLX;
2584fbc3
RS		 1320 }
1321
4da19633 1322 rtl_writephy(tp, MII_BMCR, bmcr);
3577aa1b 1323
cecb5fd7
FR		 1324 if (tp->mac_version == RTL_GIGA_MAC_VER_02 ||
1325 tp->mac_version == RTL_GIGA_MAC_VER_03) {
3577aa1b 1326 if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) {
4da19633 1327 rtl_writephy(tp, 0x17, 0x2138);
1328 rtl_writephy(tp, 0x0e, 0x0260);
3577aa1b 1329 } else {
4da19633 1330 rtl_writephy(tp, 0x17, 0x2108);
1331 rtl_writephy(tp, 0x0e, 0x0000);
3577aa1b 1332 }
1333 }
1334
54405cde
ON		 1335 rc = 0;
1336out:
1337 return rc;
1da177e4
LT		 1338}
1339
1340static int rtl8169_set_speed(struct net_device *dev,
54405cde 1341 u8 autoneg, u16 speed, u8 duplex, u32 advertising)
1da177e4
LT		 1342{
1343 struct rtl8169_private *tp = netdev_priv(dev);
1344 int ret;
1345
54405cde 1346 ret = tp->set_speed(dev, autoneg, speed, duplex, advertising);
4876cc1e
FR		 1347 if (ret < 0)
1348 goto out;
1da177e4 1349
4876cc1e
FR		 1350 if (netif_running(dev) && (autoneg == AUTONEG_ENABLE) &&
1351 (advertising & ADVERTISED_1000baseT_Full)) {
1da177e4 1352 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
4876cc1e
FR		 1353 }
1354out:
1da177e4
LT		 1355 return ret;
1356}
1357
1358static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1359{
1360 struct rtl8169_private *tp = netdev_priv(dev);
1361 unsigned long flags;
1362 int ret;
1363
4876cc1e
FR		 1364 del_timer_sync(&tp->timer);
1365
1da177e4 1366 spin_lock_irqsave(&tp->lock, flags);
cecb5fd7 1367 ret = rtl8169_set_speed(dev, cmd->autoneg, ethtool_cmd_speed(cmd),
25db0338 1368 cmd->duplex, cmd->advertising);
1da177e4 1369 spin_unlock_irqrestore(&tp->lock, flags);
5b0384f4 1370
1da177e4
LT		 1371 return ret;
1372}
1373
350fb32a 1374static u32 rtl8169_fix_features(struct net_device *dev, u32 features)
1da177e4 1375{
2b7b4318 1376 if (dev->mtu > TD_MSS_MAX)
350fb32a 1377 features &= ~NETIF_F_ALL_TSO;
1da177e4 1378
350fb32a 1379 return features;
1da177e4
LT		 1380}
1381
350fb32a 1382static int rtl8169_set_features(struct net_device *dev, u32 features)
1da177e4
LT		 1383{
1384 struct rtl8169_private *tp = netdev_priv(dev);
1385 void __iomem *ioaddr = tp->mmio_addr;
1386 unsigned long flags;
1387
1388 spin_lock_irqsave(&tp->lock, flags);
1389
350fb32a 1390 if (features & NETIF_F_RXCSUM)
1da177e4
LT		 1391 tp->cp_cmd |= RxChkSum;
1392 else
1393 tp->cp_cmd &= ~RxChkSum;
1394
350fb32a
MM		 1395 if (dev->features & NETIF_F_HW_VLAN_RX)
1396 tp->cp_cmd |= RxVlan;
1397 else
1398 tp->cp_cmd &= ~RxVlan;
1399
1da177e4
LT		 1400 RTL_W16(CPlusCmd, tp->cp_cmd);
1401 RTL_R16(CPlusCmd);
1402
1403 spin_unlock_irqrestore(&tp->lock, flags);
1404
1405 return 0;
1406}
1407
1da177e4
LT		 1408static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
1409 struct sk_buff *skb)
1410{
eab6d18d 1411 return (vlan_tx_tag_present(skb)) ?
1da177e4
LT		 1412 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
1413}
1414
7a8fc77b 1415static void rtl8169_rx_vlan_tag(struct RxDesc *desc, struct sk_buff *skb)
1da177e4
LT		 1416{
1417 u32 opts2 = le32_to_cpu(desc->opts2);
1da177e4 1418
7a8fc77b
FR		 1419 if (opts2 & RxVlanTag)
1420 __vlan_hwaccel_put_tag(skb, swab16(opts2 & 0xffff));
2edae08e 1421
1da177e4 1422 desc->opts2 = 0;
1da177e4
LT		 1423}
1424
ccdffb9a 1425static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 1426{
1427 struct rtl8169_private *tp = netdev_priv(dev);
1428 void __iomem *ioaddr = tp->mmio_addr;
1429 u32 status;
1430
1431 cmd->supported =
1432 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
1433 cmd->port = PORT_FIBRE;
1434 cmd->transceiver = XCVR_INTERNAL;
1435
1436 status = RTL_R32(TBICSR);
1437 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
1438 cmd->autoneg = !!(status & TBINwEnable);
1439
70739497 1440 ethtool_cmd_speed_set(cmd, SPEED_1000);
1da177e4 1441 cmd->duplex = DUPLEX_FULL; /* Always set */
ccdffb9a
FR		 1442
1443 return 0;
1da177e4
LT		 1444}
1445
ccdffb9a 1446static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 1447{
1448 struct rtl8169_private *tp = netdev_priv(dev);
ccdffb9a
FR		 1449
1450 return mii_ethtool_gset(&tp->mii, cmd);
1da177e4
LT		 1451}
1452
1453static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1454{
1455 struct rtl8169_private *tp = netdev_priv(dev);
1456 unsigned long flags;
ccdffb9a 1457 int rc;
1da177e4
LT		 1458
1459 spin_lock_irqsave(&tp->lock, flags);
1460
ccdffb9a 1461 rc = tp->get_settings(dev, cmd);
1da177e4
LT		 1462
1463 spin_unlock_irqrestore(&tp->lock, flags);
ccdffb9a 1464 return rc;
1da177e4
LT		 1465}
1466
1467static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1468 void *p)
1469{
5b0384f4
FR		 1470 struct rtl8169_private *tp = netdev_priv(dev);
1471 unsigned long flags;
1da177e4 1472
5b0384f4
FR		 1473 if (regs->len > R8169_REGS_SIZE)
1474 regs->len = R8169_REGS_SIZE;
1da177e4 1475
5b0384f4
FR		 1476 spin_lock_irqsave(&tp->lock, flags);
1477 memcpy_fromio(p, tp->mmio_addr, regs->len);
1478 spin_unlock_irqrestore(&tp->lock, flags);
1da177e4
LT		 1479}
1480
b57b7e5a
SH		 1481static u32 rtl8169_get_msglevel(struct net_device *dev)
1482{
1483 struct rtl8169_private *tp = netdev_priv(dev);
1484
1485 return tp->msg_enable;
1486}
1487
1488static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1489{
1490 struct rtl8169_private *tp = netdev_priv(dev);
1491
1492 tp->msg_enable = value;
1493}
1494
d4a3a0fc
SH		 1495static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1496 "tx_packets",
1497 "rx_packets",
1498 "tx_errors",
1499 "rx_errors",
1500 "rx_missed",
1501 "align_errors",
1502 "tx_single_collisions",
1503 "tx_multi_collisions",
1504 "unicast",
1505 "broadcast",
1506 "multicast",
1507 "tx_aborted",
1508 "tx_underrun",
1509};
1510
b9f2c044 1511static int rtl8169_get_sset_count(struct net_device *dev, int sset)
d4a3a0fc 1512{
b9f2c044
JG		 1513 switch (sset) {
1514 case ETH_SS_STATS:
1515 return ARRAY_SIZE(rtl8169_gstrings);
1516 default:
1517 return -EOPNOTSUPP;
1518 }
d4a3a0fc
SH		 1519}
1520
355423d0 1521static void rtl8169_update_counters(struct net_device *dev)
d4a3a0fc
SH		 1522{
1523 struct rtl8169_private *tp = netdev_priv(dev);
1524 void __iomem *ioaddr = tp->mmio_addr;
cecb5fd7 1525 struct device *d = &tp->pci_dev->dev;
d4a3a0fc
SH		 1526 struct rtl8169_counters *counters;
1527 dma_addr_t paddr;
1528 u32 cmd;
355423d0 1529 int wait = 1000;
d4a3a0fc 1530
355423d0
IV		 1531 /*
1532 * Some chips are unable to dump tally counters when the receiver
1533 * is disabled.
1534 */
1535 if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0)
1536 return;
d4a3a0fc 1537
48addcc9 1538 counters = dma_alloc_coherent(d, sizeof(*counters), &paddr, GFP_KERNEL);
d4a3a0fc
SH		 1539 if (!counters)
1540 return;
1541
1542 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
284901a9 1543 cmd = (u64)paddr & DMA_BIT_MASK(32);
d4a3a0fc
SH		 1544 RTL_W32(CounterAddrLow, cmd);
1545 RTL_W32(CounterAddrLow, cmd | CounterDump);
1546
355423d0
IV		 1547 while (wait--) {
1548 if ((RTL_R32(CounterAddrLow) & CounterDump) == 0) {
355423d0 1549 memcpy(&tp->counters, counters, sizeof(*counters));
d4a3a0fc 1550 break;
355423d0
IV		 1551 }
1552 udelay(10);
d4a3a0fc
SH		 1553 }
1554
1555 RTL_W32(CounterAddrLow, 0);
1556 RTL_W32(CounterAddrHigh, 0);
1557
48addcc9 1558 dma_free_coherent(d, sizeof(*counters), counters, paddr);
d4a3a0fc
SH		 1559}
1560
355423d0
IV		 1561static void rtl8169_get_ethtool_stats(struct net_device *dev,
1562 struct ethtool_stats *stats, u64 *data)
1563{
1564 struct rtl8169_private *tp = netdev_priv(dev);
1565
1566 ASSERT_RTNL();
1567
1568 rtl8169_update_counters(dev);
1569
1570 data[0] = le64_to_cpu(tp->counters.tx_packets);
1571 data[1] = le64_to_cpu(tp->counters.rx_packets);
1572 data[2] = le64_to_cpu(tp->counters.tx_errors);
1573 data[3] = le32_to_cpu(tp->counters.rx_errors);
1574 data[4] = le16_to_cpu(tp->counters.rx_missed);
1575 data[5] = le16_to_cpu(tp->counters.align_errors);
1576 data[6] = le32_to_cpu(tp->counters.tx_one_collision);
1577 data[7] = le32_to_cpu(tp->counters.tx_multi_collision);
1578 data[8] = le64_to_cpu(tp->counters.rx_unicast);
1579 data[9] = le64_to_cpu(tp->counters.rx_broadcast);
1580 data[10] = le32_to_cpu(tp->counters.rx_multicast);
1581 data[11] = le16_to_cpu(tp->counters.tx_aborted);
1582 data[12] = le16_to_cpu(tp->counters.tx_underun);
1583}
1584
d4a3a0fc
SH		 1585static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1586{
1587 switch(stringset) {
1588 case ETH_SS_STATS:
1589 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1590 break;
1591 }
1592}
1593
7282d491 1594static const struct ethtool_ops rtl8169_ethtool_ops = {
1da177e4
LT		 1595 .get_drvinfo = rtl8169_get_drvinfo,
1596 .get_regs_len = rtl8169_get_regs_len,
1597 .get_link = ethtool_op_get_link,
1598 .get_settings = rtl8169_get_settings,
1599 .set_settings = rtl8169_set_settings,
b57b7e5a
SH		 1600 .get_msglevel = rtl8169_get_msglevel,
1601 .set_msglevel = rtl8169_set_msglevel,
1da177e4 1602 .get_regs = rtl8169_get_regs,
61a4dcc2
FR		 1603 .get_wol = rtl8169_get_wol,
1604 .set_wol = rtl8169_set_wol,
d4a3a0fc 1605 .get_strings = rtl8169_get_strings,
b9f2c044 1606 .get_sset_count = rtl8169_get_sset_count,
d4a3a0fc 1607 .get_ethtool_stats = rtl8169_get_ethtool_stats,
1da177e4
LT		 1608};
1609
07d3f51f 1610static void rtl8169_get_mac_version(struct rtl8169_private *tp,
5d320a20 1611 struct net_device *dev, u8 default_version)
1da177e4 1612{
5d320a20 1613 void __iomem *ioaddr = tp->mmio_addr;
0e485150
FR		 1614 /*
1615 * The driver currently handles the 8168Bf and the 8168Be identically
1616 * but they can be identified more specifically through the test below
1617 * if needed:
1618 *
1619 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
0127215c
FR		 1620 *
1621 * Same thing for the 8101Eb and the 8101Ec:
1622 *
1623 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
0e485150 1624 */
350f7596 1625 static const struct {
1da177e4 1626 u32 mask;
e3cf0cc0 1627 u32 val;
1da177e4
LT		 1628 int mac_version;
1629 } mac_info[] = {
01dc7fec 1630 /* 8168E family. */
1631 { 0x7cf00000, 0x2c200000, RTL_GIGA_MAC_VER_33 },
1632 { 0x7cf00000, 0x2c100000, RTL_GIGA_MAC_VER_32 },
1633 { 0x7c800000, 0x2c000000, RTL_GIGA_MAC_VER_33 },
1634
5b538df9 1635 /* 8168D family. */
daf9df6d 1636 { 0x7cf00000, 0x28300000, RTL_GIGA_MAC_VER_26 },
1637 { 0x7cf00000, 0x28100000, RTL_GIGA_MAC_VER_25 },
daf9df6d 1638 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_26 },
5b538df9 1639
e6de30d6 1640 /* 8168DP family. */
1641 { 0x7cf00000, 0x28800000, RTL_GIGA_MAC_VER_27 },
1642 { 0x7cf00000, 0x28a00000, RTL_GIGA_MAC_VER_28 },
4804b3b3 1643 { 0x7cf00000, 0x28b00000, RTL_GIGA_MAC_VER_31 },
e6de30d6 1644
ef808d50 1645 /* 8168C family. */
17c99297 1646 { 0x7cf00000, 0x3cb00000, RTL_GIGA_MAC_VER_24 },
ef3386f0 1647 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 },
ef808d50 1648 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
7f3e3d3a 1649 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 },
e3cf0cc0
FR		 1650 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
1651 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
197ff761 1652 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 },
6fb07058 1653 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 },
ef808d50 1654 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 },
e3cf0cc0
FR		 1655
1656 /* 8168B family. */
1657 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
1658 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
1659 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
1660 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
1661
1662 /* 8101 family. */
36a0e6c2 1663 { 0x7cf00000, 0x40b00000, RTL_GIGA_MAC_VER_30 },
5a5e4443
HW		 1664 { 0x7cf00000, 0x40a00000, RTL_GIGA_MAC_VER_30 },
1665 { 0x7cf00000, 0x40900000, RTL_GIGA_MAC_VER_29 },
1666 { 0x7c800000, 0x40800000, RTL_GIGA_MAC_VER_30 },
2857ffb7
FR		 1667 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 },
1668 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 },
1669 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 },
1670 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 },
1671 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 },
1672 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 },
e3cf0cc0 1673 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
2857ffb7 1674 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 },
e3cf0cc0 1675 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
2857ffb7
FR		 1676 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 },
1677 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 },
e3cf0cc0
FR		 1678 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
1679 /* FIXME: where did these entries come from ? -- FR */
1680 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
1681 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
1682
1683 /* 8110 family. */
1684 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
1685 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
1686 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
1687 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
1688 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
1689 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
1690
f21b75e9
JD		 1691 /* Catch-all */
1692 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE }
1da177e4
LT		 1693 }, *p = mac_info;
1694 u32 reg;
1695
e3cf0cc0
FR		 1696 reg = RTL_R32(TxConfig);
1697 while ((reg & p->mask) != p->val)
1da177e4
LT		 1698 p++;
1699 tp->mac_version = p->mac_version;
5d320a20
FR		 1700
1701 if (tp->mac_version == RTL_GIGA_MAC_NONE) {
1702 netif_notice(tp, probe, dev,
1703 "unknown MAC, using family default\n");
1704 tp->mac_version = default_version;
1705 }
1da177e4
LT		 1706}
1707
1708static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1709{
bcf0bf90 1710 dprintk("mac_version = 0x%02x\n", tp->mac_version);
1da177e4
LT		 1711}
1712
867763c1
FR		 1713struct phy_reg {
1714 u16 reg;
1715 u16 val;
1716};
1717
4da19633 1718static void rtl_writephy_batch(struct rtl8169_private *tp,
1719 const struct phy_reg *regs, int len)
867763c1
FR		 1720{
1721 while (len-- > 0) {
4da19633 1722 rtl_writephy(tp, regs->reg, regs->val);
867763c1
FR		 1723 regs++;
1724 }
1725}
1726
bca03d5f 1727#define PHY_READ 0x00000000
1728#define PHY_DATA_OR 0x10000000
1729#define PHY_DATA_AND 0x20000000
1730#define PHY_BJMPN 0x30000000
1731#define PHY_READ_EFUSE 0x40000000
1732#define PHY_READ_MAC_BYTE 0x50000000
1733#define PHY_WRITE_MAC_BYTE 0x60000000
1734#define PHY_CLEAR_READCOUNT 0x70000000
1735#define PHY_WRITE 0x80000000
1736#define PHY_READCOUNT_EQ_SKIP 0x90000000
1737#define PHY_COMP_EQ_SKIPN 0xa0000000
1738#define PHY_COMP_NEQ_SKIPN 0xb0000000
1739#define PHY_WRITE_PREVIOUS 0xc0000000
1740#define PHY_SKIPN 0xd0000000
1741#define PHY_DELAY_MS 0xe0000000
1742#define PHY_WRITE_ERI_WORD 0xf0000000
1743
1744static void
1745rtl_phy_write_fw(struct rtl8169_private *tp, const struct firmware *fw)
1746{
bca03d5f 1747 __le32 *phytable = (__le32 *)fw->data;
1748 struct net_device *dev = tp->dev;
42b82dc1 1749 size_t index, fw_size = fw->size / sizeof(*phytable);
1750 u32 predata, count;
bca03d5f 1751
1752 if (fw->size % sizeof(*phytable)) {
1753 netif_err(tp, probe, dev, "odd sized firmware %zd\n", fw->size);
1754 return;
1755 }
1756
42b82dc1 1757 for (index = 0; index < fw_size; index++) {
1758 u32 action = le32_to_cpu(phytable[index]);
1759 u32 regno = (action & 0x0fff0000) >> 16;
bca03d5f 1760
42b82dc1 1761 switch(action & 0xf0000000) {
1762 case PHY_READ:
1763 case PHY_DATA_OR:
1764 case PHY_DATA_AND:
1765 case PHY_READ_EFUSE:
1766 case PHY_CLEAR_READCOUNT:
1767 case PHY_WRITE:
1768 case PHY_WRITE_PREVIOUS:
1769 case PHY_DELAY_MS:
1770 break;
1771
1772 case PHY_BJMPN:
1773 if (regno > index) {
1774 netif_err(tp, probe, tp->dev,
cecb5fd7 1775 "Out of range of firmware\n");
42b82dc1 1776 return;
1777 }
1778 break;
1779 case PHY_READCOUNT_EQ_SKIP:
1780 if (index + 2 >= fw_size) {
1781 netif_err(tp, probe, tp->dev,
cecb5fd7 1782 "Out of range of firmware\n");
42b82dc1 1783 return;
1784 }
1785 break;
1786 case PHY_COMP_EQ_SKIPN:
1787 case PHY_COMP_NEQ_SKIPN:
1788 case PHY_SKIPN:
1789 if (index + 1 + regno >= fw_size) {
1790 netif_err(tp, probe, tp->dev,
cecb5fd7 1791 "Out of range of firmware\n");
42b82dc1 1792 return;
1793 }
bca03d5f 1794 break;
1795
42b82dc1 1796 case PHY_READ_MAC_BYTE:
1797 case PHY_WRITE_MAC_BYTE:
1798 case PHY_WRITE_ERI_WORD:
1799 default:
1800 netif_err(tp, probe, tp->dev,
1801 "Invalid action 0x%08x\n", action);
bca03d5f 1802 return;
1803 }
1804 }
1805
42b82dc1 1806 predata = 0;
1807 count = 0;
1808
1809 for (index = 0; index < fw_size; ) {
1810 u32 action = le32_to_cpu(phytable[index]);
bca03d5f 1811 u32 data = action & 0x0000ffff;
42b82dc1 1812 u32 regno = (action & 0x0fff0000) >> 16;
1813
1814 if (!action)
1815 break;
bca03d5f 1816
1817 switch(action & 0xf0000000) {
42b82dc1 1818 case PHY_READ:
1819 predata = rtl_readphy(tp, regno);
1820 count++;
1821 index++;
1822 break;
1823 case PHY_DATA_OR:
1824 predata |= data;
1825 index++;
1826 break;
1827 case PHY_DATA_AND:
1828 predata &= data;
1829 index++;
1830 break;
1831 case PHY_BJMPN:
1832 index -= regno;
1833 break;
1834 case PHY_READ_EFUSE:
1835 predata = rtl8168d_efuse_read(tp->mmio_addr, regno);
1836 index++;
1837 break;
1838 case PHY_CLEAR_READCOUNT:
1839 count = 0;
1840 index++;
1841 break;
bca03d5f 1842 case PHY_WRITE:
42b82dc1 1843 rtl_writephy(tp, regno, data);
1844 index++;
1845 break;
1846 case PHY_READCOUNT_EQ_SKIP:
cecb5fd7 1847 index += (count == data) ? 2 : 1;
bca03d5f 1848 break;
42b82dc1 1849 case PHY_COMP_EQ_SKIPN:
1850 if (predata == data)
1851 index += regno;
1852 index++;
1853 break;
1854 case PHY_COMP_NEQ_SKIPN:
1855 if (predata != data)
1856 index += regno;
1857 index++;
1858 break;
1859 case PHY_WRITE_PREVIOUS:
1860 rtl_writephy(tp, regno, predata);
1861 index++;
1862 break;
1863 case PHY_SKIPN:
1864 index += regno + 1;
1865 break;
1866 case PHY_DELAY_MS:
1867 mdelay(data);
1868 index++;
1869 break;
1870
1871 case PHY_READ_MAC_BYTE:
1872 case PHY_WRITE_MAC_BYTE:
1873 case PHY_WRITE_ERI_WORD:
bca03d5f 1874 default:
1875 BUG();
1876 }
1877 }
1878}
1879
f1e02ed1 1880static void rtl_release_firmware(struct rtl8169_private *tp)
1881{
953a12cc
FR		 1882 if (!IS_ERR_OR_NULL(tp->fw))
1883 release_firmware(tp->fw);
1884 tp->fw = RTL_FIRMWARE_UNKNOWN;
f1e02ed1 1885}
1886
953a12cc 1887static void rtl_apply_firmware(struct rtl8169_private *tp)
f1e02ed1 1888{
953a12cc 1889 const struct firmware *fw = tp->fw;
f1e02ed1 1890
1891 /* TODO: release firmware once rtl_phy_write_fw signals failures. */
953a12cc
FR		 1892 if (!IS_ERR_OR_NULL(fw))
1893 rtl_phy_write_fw(tp, fw);
1894}
1895
1896static void rtl_apply_firmware_cond(struct rtl8169_private *tp, u8 reg, u16 val)
1897{
1898 if (rtl_readphy(tp, reg) != val)
1899 netif_warn(tp, hw, tp->dev, "chipset not ready for firmware\n");
1900 else
1901 rtl_apply_firmware(tp);
f1e02ed1 1902}
1903
4da19633 1904static void rtl8169s_hw_phy_config(struct rtl8169_private *tp)
1da177e4 1905{
350f7596 1906 static const struct phy_reg phy_reg_init[] = {
0b9b571d 1907 { 0x1f, 0x0001 },
1908 { 0x06, 0x006e },
1909 { 0x08, 0x0708 },
1910 { 0x15, 0x4000 },
1911 { 0x18, 0x65c7 },
1da177e4 1912
0b9b571d 1913 { 0x1f, 0x0001 },
1914 { 0x03, 0x00a1 },
1915 { 0x02, 0x0008 },
1916 { 0x01, 0x0120 },
1917 { 0x00, 0x1000 },
1918 { 0x04, 0x0800 },
1919 { 0x04, 0x0000 },
1da177e4 1920
0b9b571d 1921 { 0x03, 0xff41 },
1922 { 0x02, 0xdf60 },
1923 { 0x01, 0x0140 },
1924 { 0x00, 0x0077 },
1925 { 0x04, 0x7800 },
1926 { 0x04, 0x7000 },
1927
1928 { 0x03, 0x802f },
1929 { 0x02, 0x4f02 },
1930 { 0x01, 0x0409 },
1931 { 0x00, 0xf0f9 },
1932 { 0x04, 0x9800 },
1933 { 0x04, 0x9000 },
1934
1935 { 0x03, 0xdf01 },
1936 { 0x02, 0xdf20 },
1937 { 0x01, 0xff95 },
1938 { 0x00, 0xba00 },
1939 { 0x04, 0xa800 },
1940 { 0x04, 0xa000 },
1941
1942 { 0x03, 0xff41 },
1943 { 0x02, 0xdf20 },
1944 { 0x01, 0x0140 },
1945 { 0x00, 0x00bb },
1946 { 0x04, 0xb800 },
1947 { 0x04, 0xb000 },
1948
1949 { 0x03, 0xdf41 },
1950 { 0x02, 0xdc60 },
1951 { 0x01, 0x6340 },
1952 { 0x00, 0x007d },
1953 { 0x04, 0xd800 },
1954 { 0x04, 0xd000 },
1955
1956 { 0x03, 0xdf01 },
1957 { 0x02, 0xdf20 },
1958 { 0x01, 0x100a },
1959 { 0x00, 0xa0ff },
1960 { 0x04, 0xf800 },
1961 { 0x04, 0xf000 },
1962
1963 { 0x1f, 0x0000 },
1964 { 0x0b, 0x0000 },
1965 { 0x00, 0x9200 }
1966 };
1da177e4 1967
4da19633 1968 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1da177e4
LT		 1969}
1970
4da19633 1971static void rtl8169sb_hw_phy_config(struct rtl8169_private *tp)
5615d9f1 1972{
350f7596 1973 static const struct phy_reg phy_reg_init[] = {
a441d7b6
FR		 1974 { 0x1f, 0x0002 },
1975 { 0x01, 0x90d0 },
1976 { 0x1f, 0x0000 }
1977 };
1978
4da19633 1979 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
5615d9f1
FR		 1980}
1981
4da19633 1982static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp)
2e955856 1983{
1984 struct pci_dev *pdev = tp->pci_dev;
1985 u16 vendor_id, device_id;
1986
1987 pci_read_config_word(pdev, PCI_SUBSYSTEM_VENDOR_ID, &vendor_id);
1988 pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &device_id);
1989
1990 if ((vendor_id != PCI_VENDOR_ID_GIGABYTE) || (device_id != 0xe000))
1991 return;
1992
4da19633 1993 rtl_writephy(tp, 0x1f, 0x0001);
1994 rtl_writephy(tp, 0x10, 0xf01b);
1995 rtl_writephy(tp, 0x1f, 0x0000);
2e955856 1996}
1997
4da19633 1998static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp)
2e955856 1999{
350f7596 2000 static const struct phy_reg phy_reg_init[] = {
2e955856 2001 { 0x1f, 0x0001 },
2002 { 0x04, 0x0000 },
2003 { 0x03, 0x00a1 },
2004 { 0x02, 0x0008 },
2005 { 0x01, 0x0120 },
2006 { 0x00, 0x1000 },
2007 { 0x04, 0x0800 },
2008 { 0x04, 0x9000 },
2009 { 0x03, 0x802f },
2010 { 0x02, 0x4f02 },
2011 { 0x01, 0x0409 },
2012 { 0x00, 0xf099 },
2013 { 0x04, 0x9800 },
2014 { 0x04, 0xa000 },
2015 { 0x03, 0xdf01 },
2016 { 0x02, 0xdf20 },
2017 { 0x01, 0xff95 },
2018 { 0x00, 0xba00 },
2019 { 0x04, 0xa800 },
2020 { 0x04, 0xf000 },
2021 { 0x03, 0xdf01 },
2022 { 0x02, 0xdf20 },
2023 { 0x01, 0x101a },
2024 { 0x00, 0xa0ff },
2025 { 0x04, 0xf800 },
2026 { 0x04, 0x0000 },
2027 { 0x1f, 0x0000 },
2028
2029 { 0x1f, 0x0001 },
2030 { 0x10, 0xf41b },
2031 { 0x14, 0xfb54 },
2032 { 0x18, 0xf5c7 },
2033 { 0x1f, 0x0000 },
2034
2035 { 0x1f, 0x0001 },
2036 { 0x17, 0x0cc0 },
2037 { 0x1f, 0x0000 }
2038 };
2039
4da19633 2040 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2e955856 2041
4da19633 2042 rtl8169scd_hw_phy_config_quirk(tp);
2e955856 2043}
2044
4da19633 2045static void rtl8169sce_hw_phy_config(struct rtl8169_private *tp)
8c7006aa 2046{
350f7596 2047 static const struct phy_reg phy_reg_init[] = {
8c7006aa 2048 { 0x1f, 0x0001 },
2049 { 0x04, 0x0000 },
2050 { 0x03, 0x00a1 },
2051 { 0x02, 0x0008 },
2052 { 0x01, 0x0120 },
2053 { 0x00, 0x1000 },
2054 { 0x04, 0x0800 },
2055 { 0x04, 0x9000 },
2056 { 0x03, 0x802f },
2057 { 0x02, 0x4f02 },
2058 { 0x01, 0x0409 },
2059 { 0x00, 0xf099 },
2060 { 0x04, 0x9800 },
2061 { 0x04, 0xa000 },
2062 { 0x03, 0xdf01 },
2063 { 0x02, 0xdf20 },
2064 { 0x01, 0xff95 },
2065 { 0x00, 0xba00 },
2066 { 0x04, 0xa800 },
2067 { 0x04, 0xf000 },
2068 { 0x03, 0xdf01 },
2069 { 0x02, 0xdf20 },
2070 { 0x01, 0x101a },
2071 { 0x00, 0xa0ff },
2072 { 0x04, 0xf800 },
2073 { 0x04, 0x0000 },
2074 { 0x1f, 0x0000 },
2075
2076 { 0x1f, 0x0001 },
2077 { 0x0b, 0x8480 },
2078 { 0x1f, 0x0000 },
2079
2080 { 0x1f, 0x0001 },
2081 { 0x18, 0x67c7 },
2082 { 0x04, 0x2000 },
2083 { 0x03, 0x002f },
2084 { 0x02, 0x4360 },
2085 { 0x01, 0x0109 },
2086 { 0x00, 0x3022 },
2087 { 0x04, 0x2800 },
2088 { 0x1f, 0x0000 },
2089
2090 { 0x1f, 0x0001 },
2091 { 0x17, 0x0cc0 },
2092 { 0x1f, 0x0000 }
2093 };
2094
4da19633 2095 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
8c7006aa 2096}
2097
4da19633 2098static void rtl8168bb_hw_phy_config(struct rtl8169_private *tp)
236b8082 2099{
350f7596 2100 static const struct phy_reg phy_reg_init[] = {
236b8082
FR		 2101 { 0x10, 0xf41b },
2102 { 0x1f, 0x0000 }
2103 };
2104
4da19633 2105 rtl_writephy(tp, 0x1f, 0x0001);
2106 rtl_patchphy(tp, 0x16, 1 << 0);
236b8082 2107
4da19633 2108 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
236b8082
FR		 2109}
2110
4da19633 2111static void rtl8168bef_hw_phy_config(struct rtl8169_private *tp)
236b8082 2112{
350f7596 2113 static const struct phy_reg phy_reg_init[] = {
236b8082
FR		 2114 { 0x1f, 0x0001 },
2115 { 0x10, 0xf41b },
2116 { 0x1f, 0x0000 }
2117 };
2118
4da19633 2119 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
236b8082
FR		 2120}
2121
4da19633 2122static void rtl8168cp_1_hw_phy_config(struct rtl8169_private *tp)
867763c1 2123{
350f7596 2124 static const struct phy_reg phy_reg_init[] = {
867763c1
FR		 2125 { 0x1f, 0x0000 },
2126 { 0x1d, 0x0f00 },
2127 { 0x1f, 0x0002 },
2128 { 0x0c, 0x1ec8 },
2129 { 0x1f, 0x0000 }
2130 };
2131
4da19633 2132 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
867763c1
FR		 2133}
2134
4da19633 2135static void rtl8168cp_2_hw_phy_config(struct rtl8169_private *tp)
ef3386f0 2136{
350f7596 2137 static const struct phy_reg phy_reg_init[] = {
ef3386f0
FR		 2138 { 0x1f, 0x0001 },
2139 { 0x1d, 0x3d98 },
2140 { 0x1f, 0x0000 }
2141 };
2142
4da19633 2143 rtl_writephy(tp, 0x1f, 0x0000);
2144 rtl_patchphy(tp, 0x14, 1 << 5);
2145 rtl_patchphy(tp, 0x0d, 1 << 5);
ef3386f0 2146
4da19633 2147 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
ef3386f0
FR		 2148}
2149
4da19633 2150static void rtl8168c_1_hw_phy_config(struct rtl8169_private *tp)
867763c1 2151{
350f7596 2152 static const struct phy_reg phy_reg_init[] = {
a3f80671
FR		 2153 { 0x1f, 0x0001 },
2154 { 0x12, 0x2300 },
867763c1
FR		 2155 { 0x1f, 0x0002 },
2156 { 0x00, 0x88d4 },
2157 { 0x01, 0x82b1 },
2158 { 0x03, 0x7002 },
2159 { 0x08, 0x9e30 },
2160 { 0x09, 0x01f0 },
2161 { 0x0a, 0x5500 },
2162 { 0x0c, 0x00c8 },
2163 { 0x1f, 0x0003 },
2164 { 0x12, 0xc096 },
2165 { 0x16, 0x000a },
f50d4275
FR		 2166 { 0x1f, 0x0000 },
2167 { 0x1f, 0x0000 },
2168 { 0x09, 0x2000 },
2169 { 0x09, 0x0000 }
867763c1
FR		 2170 };
2171
4da19633 2172 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
f50d4275 2173
4da19633 2174 rtl_patchphy(tp, 0x14, 1 << 5);
2175 rtl_patchphy(tp, 0x0d, 1 << 5);
2176 rtl_writephy(tp, 0x1f, 0x0000);
867763c1
FR		 2177}
2178
4da19633 2179static void rtl8168c_2_hw_phy_config(struct rtl8169_private *tp)
7da97ec9 2180{
350f7596 2181 static const struct phy_reg phy_reg_init[] = {
f50d4275 2182 { 0x1f, 0x0001 },
7da97ec9 2183 { 0x12, 0x2300 },
f50d4275
FR		 2184 { 0x03, 0x802f },
2185 { 0x02, 0x4f02 },
2186 { 0x01, 0x0409 },
2187 { 0x00, 0xf099 },
2188 { 0x04, 0x9800 },
2189 { 0x04, 0x9000 },
2190 { 0x1d, 0x3d98 },
7da97ec9
FR		 2191 { 0x1f, 0x0002 },
2192 { 0x0c, 0x7eb8 },
f50d4275
FR		 2193 { 0x06, 0x0761 },
2194 { 0x1f, 0x0003 },
2195 { 0x16, 0x0f0a },
7da97ec9
FR		 2196 { 0x1f, 0x0000 }
2197 };
2198
4da19633 2199 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
f50d4275 2200
4da19633 2201 rtl_patchphy(tp, 0x16, 1 << 0);
2202 rtl_patchphy(tp, 0x14, 1 << 5);
2203 rtl_patchphy(tp, 0x0d, 1 << 5);
2204 rtl_writephy(tp, 0x1f, 0x0000);
7da97ec9
FR		 2205}
2206
4da19633 2207static void rtl8168c_3_hw_phy_config(struct rtl8169_private *tp)
197ff761 2208{
350f7596 2209 static const struct phy_reg phy_reg_init[] = {
197ff761
FR		 2210 { 0x1f, 0x0001 },
2211 { 0x12, 0x2300 },
2212 { 0x1d, 0x3d98 },
2213 { 0x1f, 0x0002 },
2214 { 0x0c, 0x7eb8 },
2215 { 0x06, 0x5461 },
2216 { 0x1f, 0x0003 },
2217 { 0x16, 0x0f0a },
2218 { 0x1f, 0x0000 }
2219 };
2220
4da19633 2221 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
197ff761 2222
4da19633 2223 rtl_patchphy(tp, 0x16, 1 << 0);
2224 rtl_patchphy(tp, 0x14, 1 << 5);
2225 rtl_patchphy(tp, 0x0d, 1 << 5);
2226 rtl_writephy(tp, 0x1f, 0x0000);
197ff761
FR		 2227}
2228
4da19633 2229static void rtl8168c_4_hw_phy_config(struct rtl8169_private *tp)
6fb07058 2230{
4da19633 2231 rtl8168c_3_hw_phy_config(tp);
6fb07058
FR		 2232}
2233
bca03d5f 2234static void rtl8168d_1_hw_phy_config(struct rtl8169_private *tp)
5b538df9 2235{
350f7596 2236 static const struct phy_reg phy_reg_init_0[] = {
bca03d5f 2237 /* Channel Estimation */
5b538df9 2238 { 0x1f, 0x0001 },
daf9df6d 2239 { 0x06, 0x4064 },
2240 { 0x07, 0x2863 },
2241 { 0x08, 0x059c },
2242 { 0x09, 0x26b4 },
2243 { 0x0a, 0x6a19 },
2244 { 0x0b, 0xdcc8 },
2245 { 0x10, 0xf06d },
2246 { 0x14, 0x7f68 },
2247 { 0x18, 0x7fd9 },
2248 { 0x1c, 0xf0ff },
2249 { 0x1d, 0x3d9c },
5b538df9 2250 { 0x1f, 0x0003 },
daf9df6d 2251 { 0x12, 0xf49f },
2252 { 0x13, 0x070b },
2253 { 0x1a, 0x05ad },
bca03d5f 2254 { 0x14, 0x94c0 },
2255
2256 /*
2257 * Tx Error Issue
cecb5fd7 2258 * Enhance line driver power
bca03d5f 2259 */
5b538df9 2260 { 0x1f, 0x0002 },
daf9df6d 2261 { 0x06, 0x5561 },
2262 { 0x1f, 0x0005 },
2263 { 0x05, 0x8332 },
bca03d5f 2264 { 0x06, 0x5561 },
2265
2266 /*
2267 * Can not link to 1Gbps with bad cable
2268 * Decrease SNR threshold form 21.07dB to 19.04dB
2269 */
2270 { 0x1f, 0x0001 },
2271 { 0x17, 0x0cc0 },
daf9df6d 2272
5b538df9 2273 { 0x1f, 0x0000 },
bca03d5f 2274 { 0x0d, 0xf880 }
daf9df6d 2275 };
bca03d5f 2276 void __iomem *ioaddr = tp->mmio_addr;
daf9df6d 2277
4da19633 2278 rtl_writephy_batch(tp, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
daf9df6d 2279
bca03d5f 2280 /*
2281 * Rx Error Issue
2282 * Fine Tune Switching regulator parameter
2283 */
4da19633 2284 rtl_writephy(tp, 0x1f, 0x0002);
2285 rtl_w1w0_phy(tp, 0x0b, 0x0010, 0x00ef);
2286 rtl_w1w0_phy(tp, 0x0c, 0xa200, 0x5d00);
daf9df6d 2287
daf9df6d 2288 if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) {
350f7596 2289 static const struct phy_reg phy_reg_init[] = {
daf9df6d 2290 { 0x1f, 0x0002 },
2291 { 0x05, 0x669a },
2292 { 0x1f, 0x0005 },
2293 { 0x05, 0x8330 },
2294 { 0x06, 0x669a },
2295 { 0x1f, 0x0002 }
2296 };
2297 int val;
2298
4da19633 2299 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
daf9df6d 2300
4da19633 2301 val = rtl_readphy(tp, 0x0d);
daf9df6d 2302
2303 if ((val & 0x00ff) != 0x006c) {
350f7596 2304 static const u32 set[] = {
daf9df6d 2305 0x0065, 0x0066, 0x0067, 0x0068,
2306 0x0069, 0x006a, 0x006b, 0x006c
2307 };
2308 int i;
2309
4da19633 2310 rtl_writephy(tp, 0x1f, 0x0002);
daf9df6d 2311
2312 val &= 0xff00;
2313 for (i = 0; i < ARRAY_SIZE(set); i++)
4da19633 2314 rtl_writephy(tp, 0x0d, val | set[i]);
daf9df6d 2315 }
2316 } else {
350f7596 2317 static const struct phy_reg phy_reg_init[] = {
daf9df6d 2318 { 0x1f, 0x0002 },
2319 { 0x05, 0x6662 },
2320 { 0x1f, 0x0005 },
2321 { 0x05, 0x8330 },
2322 { 0x06, 0x6662 }
2323 };
2324
4da19633 2325 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
daf9df6d 2326 }
2327
bca03d5f 2328 /* RSET couple improve */
4da19633 2329 rtl_writephy(tp, 0x1f, 0x0002);
2330 rtl_patchphy(tp, 0x0d, 0x0300);
2331 rtl_patchphy(tp, 0x0f, 0x0010);
daf9df6d 2332
bca03d5f 2333 /* Fine tune PLL performance */
4da19633 2334 rtl_writephy(tp, 0x1f, 0x0002);
2335 rtl_w1w0_phy(tp, 0x02, 0x0100, 0x0600);
2336 rtl_w1w0_phy(tp, 0x03, 0x0000, 0xe000);
daf9df6d 2337
4da19633 2338 rtl_writephy(tp, 0x1f, 0x0005);
2339 rtl_writephy(tp, 0x05, 0x001b);
953a12cc
FR		 2340
2341 rtl_apply_firmware_cond(tp, MII_EXPANSION, 0xbf00);
bca03d5f 2342
4da19633 2343 rtl_writephy(tp, 0x1f, 0x0000);
daf9df6d 2344}
2345
bca03d5f 2346static void rtl8168d_2_hw_phy_config(struct rtl8169_private *tp)
daf9df6d 2347{
350f7596 2348 static const struct phy_reg phy_reg_init_0[] = {
bca03d5f 2349 /* Channel Estimation */
daf9df6d 2350 { 0x1f, 0x0001 },
2351 { 0x06, 0x4064 },
2352 { 0x07, 0x2863 },
2353 { 0x08, 0x059c },
2354 { 0x09, 0x26b4 },
2355 { 0x0a, 0x6a19 },
2356 { 0x0b, 0xdcc8 },
2357 { 0x10, 0xf06d },
2358 { 0x14, 0x7f68 },
2359 { 0x18, 0x7fd9 },
2360 { 0x1c, 0xf0ff },
2361 { 0x1d, 0x3d9c },
2362 { 0x1f, 0x0003 },
2363 { 0x12, 0xf49f },
2364 { 0x13, 0x070b },
2365 { 0x1a, 0x05ad },
2366 { 0x14, 0x94c0 },
2367
bca03d5f 2368 /*
2369 * Tx Error Issue
cecb5fd7 2370 * Enhance line driver power
bca03d5f 2371 */
daf9df6d 2372 { 0x1f, 0x0002 },
2373 { 0x06, 0x5561 },
2374 { 0x1f, 0x0005 },
2375 { 0x05, 0x8332 },
bca03d5f 2376 { 0x06, 0x5561 },
2377
2378 /*
2379 * Can not link to 1Gbps with bad cable
2380 * Decrease SNR threshold form 21.07dB to 19.04dB
2381 */
2382 { 0x1f, 0x0001 },
2383 { 0x17, 0x0cc0 },
daf9df6d 2384
2385 { 0x1f, 0x0000 },
bca03d5f 2386 { 0x0d, 0xf880 }
5b538df9 2387 };
bca03d5f 2388 void __iomem *ioaddr = tp->mmio_addr;
5b538df9 2389
4da19633 2390 rtl_writephy_batch(tp, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
5b538df9 2391
daf9df6d 2392 if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) {
350f7596 2393 static const struct phy_reg phy_reg_init[] = {
daf9df6d 2394 { 0x1f, 0x0002 },
2395 { 0x05, 0x669a },
5b538df9 2396 { 0x1f, 0x0005 },
daf9df6d 2397 { 0x05, 0x8330 },
2398 { 0x06, 0x669a },
2399
2400 { 0x1f, 0x0002 }
2401 };
2402 int val;
2403
4da19633 2404 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
daf9df6d 2405
4da19633 2406 val = rtl_readphy(tp, 0x0d);
daf9df6d 2407 if ((val & 0x00ff) != 0x006c) {
b6bc7650 2408 static const u32 set[] = {
daf9df6d 2409 0x0065, 0x0066, 0x0067, 0x0068,
2410 0x0069, 0x006a, 0x006b, 0x006c
2411 };
2412 int i;
2413
4da19633 2414 rtl_writephy(tp, 0x1f, 0x0002);
daf9df6d 2415
2416 val &= 0xff00;
2417 for (i = 0; i < ARRAY_SIZE(set); i++)
4da19633 2418 rtl_writephy(tp, 0x0d, val | set[i]);
daf9df6d 2419 }
2420 } else {
350f7596 2421 static const struct phy_reg phy_reg_init[] = {
daf9df6d 2422 { 0x1f, 0x0002 },
2423 { 0x05, 0x2642 },
5b538df9 2424 { 0x1f, 0x0005 },
daf9df6d 2425 { 0x05, 0x8330 },
2426 { 0x06, 0x2642 }
5b538df9
FR		 2427 };
2428
4da19633 2429 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
5b538df9
FR		 2430 }
2431
bca03d5f 2432 /* Fine tune PLL performance */
4da19633 2433 rtl_writephy(tp, 0x1f, 0x0002);
2434 rtl_w1w0_phy(tp, 0x02, 0x0100, 0x0600);
2435 rtl_w1w0_phy(tp, 0x03, 0x0000, 0xe000);
daf9df6d 2436
bca03d5f 2437 /* Switching regulator Slew rate */
4da19633 2438 rtl_writephy(tp, 0x1f, 0x0002);
2439 rtl_patchphy(tp, 0x0f, 0x0017);
daf9df6d 2440
4da19633 2441 rtl_writephy(tp, 0x1f, 0x0005);
2442 rtl_writephy(tp, 0x05, 0x001b);
953a12cc
FR		 2443
2444 rtl_apply_firmware_cond(tp, MII_EXPANSION, 0xb300);
bca03d5f 2445
4da19633 2446 rtl_writephy(tp, 0x1f, 0x0000);
daf9df6d 2447}
2448
4da19633 2449static void rtl8168d_3_hw_phy_config(struct rtl8169_private *tp)
daf9df6d 2450{
350f7596 2451 static const struct phy_reg phy_reg_init[] = {
daf9df6d 2452 { 0x1f, 0x0002 },
2453 { 0x10, 0x0008 },
2454 { 0x0d, 0x006c },
2455
2456 { 0x1f, 0x0000 },
2457 { 0x0d, 0xf880 },
2458
2459 { 0x1f, 0x0001 },
2460 { 0x17, 0x0cc0 },
2461
2462 { 0x1f, 0x0001 },
2463 { 0x0b, 0xa4d8 },
2464 { 0x09, 0x281c },
2465 { 0x07, 0x2883 },
2466 { 0x0a, 0x6b35 },
2467 { 0x1d, 0x3da4 },
2468 { 0x1c, 0xeffd },
2469 { 0x14, 0x7f52 },
2470 { 0x18, 0x7fc6 },
2471 { 0x08, 0x0601 },
2472 { 0x06, 0x4063 },
2473 { 0x10, 0xf074 },
2474 { 0x1f, 0x0003 },
2475 { 0x13, 0x0789 },
2476 { 0x12, 0xf4bd },
2477 { 0x1a, 0x04fd },
2478 { 0x14, 0x84b0 },
2479 { 0x1f, 0x0000 },
2480 { 0x00, 0x9200 },
2481
2482 { 0x1f, 0x0005 },
2483 { 0x01, 0x0340 },
2484 { 0x1f, 0x0001 },
2485 { 0x04, 0x4000 },
2486 { 0x03, 0x1d21 },
2487 { 0x02, 0x0c32 },
2488 { 0x01, 0x0200 },
2489 { 0x00, 0x5554 },
2490 { 0x04, 0x4800 },
2491 { 0x04, 0x4000 },
2492 { 0x04, 0xf000 },
2493 { 0x03, 0xdf01 },
2494 { 0x02, 0xdf20 },
2495 { 0x01, 0x101a },
2496 { 0x00, 0xa0ff },
2497 { 0x04, 0xf800 },
2498 { 0x04, 0xf000 },
2499 { 0x1f, 0x0000 },
2500
2501 { 0x1f, 0x0007 },
2502 { 0x1e, 0x0023 },
2503 { 0x16, 0x0000 },
2504 { 0x1f, 0x0000 }
2505 };
2506
4da19633 2507 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
5b538df9
FR		 2508}
2509
e6de30d6 2510static void rtl8168d_4_hw_phy_config(struct rtl8169_private *tp)
2511{
2512 static const struct phy_reg phy_reg_init[] = {
2513 { 0x1f, 0x0001 },
2514 { 0x17, 0x0cc0 },
2515
2516 { 0x1f, 0x0007 },
2517 { 0x1e, 0x002d },
2518 { 0x18, 0x0040 },
2519 { 0x1f, 0x0000 }
2520 };
2521
2522 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2523 rtl_patchphy(tp, 0x0d, 1 << 5);
2524}
2525
01dc7fec 2526static void rtl8168e_hw_phy_config(struct rtl8169_private *tp)
2527{
2528 static const struct phy_reg phy_reg_init[] = {
2529 /* Enable Delay cap */
2530 { 0x1f, 0x0005 },
2531 { 0x05, 0x8b80 },
2532 { 0x06, 0xc896 },
2533 { 0x1f, 0x0000 },
2534
2535 /* Channel estimation fine tune */
2536 { 0x1f, 0x0001 },
2537 { 0x0b, 0x6c20 },
2538 { 0x07, 0x2872 },
2539 { 0x1c, 0xefff },
2540 { 0x1f, 0x0003 },
2541 { 0x14, 0x6420 },
2542 { 0x1f, 0x0000 },
2543
2544 /* Update PFM & 10M TX idle timer */
2545 { 0x1f, 0x0007 },
2546 { 0x1e, 0x002f },
2547 { 0x15, 0x1919 },
2548 { 0x1f, 0x0000 },
2549
2550 { 0x1f, 0x0007 },
2551 { 0x1e, 0x00ac },
2552 { 0x18, 0x0006 },
2553 { 0x1f, 0x0000 }
2554 };
2555
15ecd039
FR		 2556 rtl_apply_firmware(tp);
2557
01dc7fec 2558 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2559
2560 /* DCO enable for 10M IDLE Power */
2561 rtl_writephy(tp, 0x1f, 0x0007);
2562 rtl_writephy(tp, 0x1e, 0x0023);
2563 rtl_w1w0_phy(tp, 0x17, 0x0006, 0x0000);
2564 rtl_writephy(tp, 0x1f, 0x0000);
2565
2566 /* For impedance matching */
2567 rtl_writephy(tp, 0x1f, 0x0002);
2568 rtl_w1w0_phy(tp, 0x08, 0x8000, 0x7f00);
cecb5fd7 2569 rtl_writephy(tp, 0x1f, 0x0000);
01dc7fec 2570
2571 /* PHY auto speed down */
2572 rtl_writephy(tp, 0x1f, 0x0007);
2573 rtl_writephy(tp, 0x1e, 0x002d);
2574 rtl_w1w0_phy(tp, 0x18, 0x0050, 0x0000);
2575 rtl_writephy(tp, 0x1f, 0x0000);
2576 rtl_w1w0_phy(tp, 0x14, 0x8000, 0x0000);
2577
2578 rtl_writephy(tp, 0x1f, 0x0005);
2579 rtl_writephy(tp, 0x05, 0x8b86);
2580 rtl_w1w0_phy(tp, 0x06, 0x0001, 0x0000);
2581 rtl_writephy(tp, 0x1f, 0x0000);
2582
2583 rtl_writephy(tp, 0x1f, 0x0005);
2584 rtl_writephy(tp, 0x05, 0x8b85);
2585 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x2000);
2586 rtl_writephy(tp, 0x1f, 0x0007);
2587 rtl_writephy(tp, 0x1e, 0x0020);
2588 rtl_w1w0_phy(tp, 0x15, 0x0000, 0x1100);
2589 rtl_writephy(tp, 0x1f, 0x0006);
2590 rtl_writephy(tp, 0x00, 0x5a00);
2591 rtl_writephy(tp, 0x1f, 0x0000);
2592 rtl_writephy(tp, 0x0d, 0x0007);
2593 rtl_writephy(tp, 0x0e, 0x003c);
2594 rtl_writephy(tp, 0x0d, 0x4007);
2595 rtl_writephy(tp, 0x0e, 0x0000);
2596 rtl_writephy(tp, 0x0d, 0x0000);
2597}
2598
4da19633 2599static void rtl8102e_hw_phy_config(struct rtl8169_private *tp)
2857ffb7 2600{
350f7596 2601 static const struct phy_reg phy_reg_init[] = {
2857ffb7
FR		 2602 { 0x1f, 0x0003 },
2603 { 0x08, 0x441d },
2604 { 0x01, 0x9100 },
2605 { 0x1f, 0x0000 }
2606 };
2607
4da19633 2608 rtl_writephy(tp, 0x1f, 0x0000);
2609 rtl_patchphy(tp, 0x11, 1 << 12);
2610 rtl_patchphy(tp, 0x19, 1 << 13);
2611 rtl_patchphy(tp, 0x10, 1 << 15);
2857ffb7 2612
4da19633 2613 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2857ffb7
FR		 2614}
2615
5a5e4443
HW		 2616static void rtl8105e_hw_phy_config(struct rtl8169_private *tp)
2617{
2618 static const struct phy_reg phy_reg_init[] = {
2619 { 0x1f, 0x0005 },
2620 { 0x1a, 0x0000 },
2621 { 0x1f, 0x0000 },
2622
2623 { 0x1f, 0x0004 },
2624 { 0x1c, 0x0000 },
2625 { 0x1f, 0x0000 },
2626
2627 { 0x1f, 0x0001 },
2628 { 0x15, 0x7701 },
2629 { 0x1f, 0x0000 }
2630 };
2631
2632 /* Disable ALDPS before ram code */
2633 rtl_writephy(tp, 0x1f, 0x0000);
2634 rtl_writephy(tp, 0x18, 0x0310);
2635 msleep(100);
2636
953a12cc 2637 rtl_apply_firmware(tp);
5a5e4443
HW		 2638
2639 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2640}
2641
5615d9f1
FR		 2642static void rtl_hw_phy_config(struct net_device *dev)
2643{
2644 struct rtl8169_private *tp = netdev_priv(dev);
5615d9f1
FR		 2645
2646 rtl8169_print_mac_version(tp);
2647
2648 switch (tp->mac_version) {
2649 case RTL_GIGA_MAC_VER_01:
2650 break;
2651 case RTL_GIGA_MAC_VER_02:
2652 case RTL_GIGA_MAC_VER_03:
4da19633 2653 rtl8169s_hw_phy_config(tp);
5615d9f1
FR		 2654 break;
2655 case RTL_GIGA_MAC_VER_04:
4da19633 2656 rtl8169sb_hw_phy_config(tp);
5615d9f1 2657 break;
2e955856 2658 case RTL_GIGA_MAC_VER_05:
4da19633 2659 rtl8169scd_hw_phy_config(tp);
2e955856 2660 break;
8c7006aa 2661 case RTL_GIGA_MAC_VER_06:
4da19633 2662 rtl8169sce_hw_phy_config(tp);
8c7006aa 2663 break;
2857ffb7
FR		 2664 case RTL_GIGA_MAC_VER_07:
2665 case RTL_GIGA_MAC_VER_08:
2666 case RTL_GIGA_MAC_VER_09:
4da19633 2667 rtl8102e_hw_phy_config(tp);
2857ffb7 2668 break;
236b8082 2669 case RTL_GIGA_MAC_VER_11:
4da19633 2670 rtl8168bb_hw_phy_config(tp);
236b8082
FR		 2671 break;
2672 case RTL_GIGA_MAC_VER_12:
4da19633 2673 rtl8168bef_hw_phy_config(tp);
236b8082
FR		 2674 break;
2675 case RTL_GIGA_MAC_VER_17:
4da19633 2676 rtl8168bef_hw_phy_config(tp);
236b8082 2677 break;
867763c1 2678 case RTL_GIGA_MAC_VER_18:
4da19633 2679 rtl8168cp_1_hw_phy_config(tp);
867763c1
FR		 2680 break;
2681 case RTL_GIGA_MAC_VER_19:
4da19633 2682 rtl8168c_1_hw_phy_config(tp);
867763c1 2683 break;
7da97ec9 2684 case RTL_GIGA_MAC_VER_20:
4da19633 2685 rtl8168c_2_hw_phy_config(tp);
7da97ec9 2686 break;
197ff761 2687 case RTL_GIGA_MAC_VER_21:
4da19633 2688 rtl8168c_3_hw_phy_config(tp);
197ff761 2689 break;
6fb07058 2690 case RTL_GIGA_MAC_VER_22:
4da19633 2691 rtl8168c_4_hw_phy_config(tp);
6fb07058 2692 break;
ef3386f0 2693 case RTL_GIGA_MAC_VER_23:
7f3e3d3a 2694 case RTL_GIGA_MAC_VER_24:
4da19633 2695 rtl8168cp_2_hw_phy_config(tp);
ef3386f0 2696 break;
5b538df9 2697 case RTL_GIGA_MAC_VER_25:
bca03d5f 2698 rtl8168d_1_hw_phy_config(tp);
daf9df6d 2699 break;
2700 case RTL_GIGA_MAC_VER_26:
bca03d5f 2701 rtl8168d_2_hw_phy_config(tp);
daf9df6d 2702 break;
2703 case RTL_GIGA_MAC_VER_27:
4da19633 2704 rtl8168d_3_hw_phy_config(tp);
5b538df9 2705 break;
e6de30d6 2706 case RTL_GIGA_MAC_VER_28:
2707 rtl8168d_4_hw_phy_config(tp);
2708 break;
5a5e4443
HW		 2709 case RTL_GIGA_MAC_VER_29:
2710 case RTL_GIGA_MAC_VER_30:
2711 rtl8105e_hw_phy_config(tp);
2712 break;
cecb5fd7
FR		 2713 case RTL_GIGA_MAC_VER_31:
2714 /* None. */
2715 break;
01dc7fec 2716 case RTL_GIGA_MAC_VER_32:
01dc7fec 2717 case RTL_GIGA_MAC_VER_33:
15ecd039 2718 rtl8168e_hw_phy_config(tp);
01dc7fec 2719 break;
ef3386f0 2720
5615d9f1
FR		 2721 default:
2722 break;
2723 }
2724}
2725
1da177e4
LT		 2726static void rtl8169_phy_timer(unsigned long __opaque)
2727{
2728 struct net_device *dev = (struct net_device *)__opaque;
2729 struct rtl8169_private *tp = netdev_priv(dev);
2730 struct timer_list *timer = &tp->timer;
2731 void __iomem *ioaddr = tp->mmio_addr;
2732 unsigned long timeout = RTL8169_PHY_TIMEOUT;
2733
bcf0bf90 2734 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1da177e4 2735
1da177e4
LT		 2736 spin_lock_irq(&tp->lock);
2737
4da19633 2738 if (tp->phy_reset_pending(tp)) {
5b0384f4 2739 /*
1da177e4
LT		 2740 * A busy loop could burn quite a few cycles on nowadays CPU.
2741 * Let's delay the execution of the timer for a few ticks.
2742 */
2743 timeout = HZ/10;
2744 goto out_mod_timer;
2745 }
2746
2747 if (tp->link_ok(ioaddr))
2748 goto out_unlock;
2749
bf82c189 2750 netif_warn(tp, link, dev, "PHY reset until link up\n");
1da177e4 2751
4da19633 2752 tp->phy_reset_enable(tp);
1da177e4
LT		 2753
2754out_mod_timer:
2755 mod_timer(timer, jiffies + timeout);
2756out_unlock:
2757 spin_unlock_irq(&tp->lock);
2758}
2759
1da177e4
LT		 2760#ifdef CONFIG_NET_POLL_CONTROLLER
2761/*
2762 * Polling 'interrupt' - used by things like netconsole to send skbs
2763 * without having to re-enable interrupts. It's not called while
2764 * the interrupt routine is executing.
2765 */
2766static void rtl8169_netpoll(struct net_device *dev)
2767{
2768 struct rtl8169_private *tp = netdev_priv(dev);
2769 struct pci_dev *pdev = tp->pci_dev;
2770
2771 disable_irq(pdev->irq);
7d12e780 2772 rtl8169_interrupt(pdev->irq, dev);
1da177e4
LT		 2773 enable_irq(pdev->irq);
2774}
2775#endif
2776
2777static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
2778 void __iomem *ioaddr)
2779{
2780 iounmap(ioaddr);
2781 pci_release_regions(pdev);
87aeec76 2782 pci_clear_mwi(pdev);
1da177e4
LT		 2783 pci_disable_device(pdev);
2784 free_netdev(dev);
2785}
2786
bf793295
FR		 2787static void rtl8169_phy_reset(struct net_device *dev,
2788 struct rtl8169_private *tp)
2789{
07d3f51f 2790 unsigned int i;
bf793295 2791
4da19633 2792 tp->phy_reset_enable(tp);
bf793295 2793 for (i = 0; i < 100; i++) {
4da19633 2794 if (!tp->phy_reset_pending(tp))
bf793295
FR		 2795 return;
2796 msleep(1);
2797 }
bf82c189 2798 netif_err(tp, link, dev, "PHY reset failed\n");
bf793295
FR		 2799}
2800
4ff96fa6
FR		 2801static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
2802{
2803 void __iomem *ioaddr = tp->mmio_addr;
4ff96fa6 2804
5615d9f1 2805 rtl_hw_phy_config(dev);
4ff96fa6 2806
77332894
MS		 2807 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) {
2808 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
2809 RTL_W8(0x82, 0x01);
2810 }
4ff96fa6 2811
6dccd16b
FR		 2812 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
2813
2814 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
2815 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
4ff96fa6 2816
bcf0bf90 2817 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
4ff96fa6
FR		 2818 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
2819 RTL_W8(0x82, 0x01);
2820 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
4da19633 2821 rtl_writephy(tp, 0x0b, 0x0000); //w 0x0b 15 0 0
4ff96fa6
FR		 2822 }
2823
bf793295
FR		 2824 rtl8169_phy_reset(dev, tp);
2825
54405cde 2826 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL,
cecb5fd7
FR		 2827 ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
2828 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
2829 (tp->mii.supports_gmii ?
2830 ADVERTISED_1000baseT_Half |
2831 ADVERTISED_1000baseT_Full : 0));
4ff96fa6 2832
bf82c189
JP		 2833 if (RTL_R8(PHYstatus) & TBI_Enable)
2834 netif_info(tp, link, dev, "TBI auto-negotiating\n");
4ff96fa6
FR		 2835}
2836
773d2021
FR		 2837static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
2838{
2839 void __iomem *ioaddr = tp->mmio_addr;
2840 u32 high;
2841 u32 low;
2842
2843 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24);
2844 high = addr[4] | (addr[5] << 8);
2845
2846 spin_lock_irq(&tp->lock);
2847
2848 RTL_W8(Cfg9346, Cfg9346_Unlock);
908ba2bf 2849
773d2021 2850 RTL_W32(MAC4, high);
908ba2bf 2851 RTL_R32(MAC4);
2852
78f1cd02 2853 RTL_W32(MAC0, low);
908ba2bf 2854 RTL_R32(MAC0);
2855
773d2021
FR		 2856 RTL_W8(Cfg9346, Cfg9346_Lock);
2857
2858 spin_unlock_irq(&tp->lock);
2859}
2860
2861static int rtl_set_mac_address(struct net_device *dev, void *p)
2862{
2863 struct rtl8169_private *tp = netdev_priv(dev);
2864 struct sockaddr *addr = p;
2865
2866 if (!is_valid_ether_addr(addr->sa_data))
2867 return -EADDRNOTAVAIL;
2868
2869 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
2870
2871 rtl_rar_set(tp, dev->dev_addr);
2872
2873 return 0;
2874}
2875
5f787a1a
FR		 2876static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2877{
2878 struct rtl8169_private *tp = netdev_priv(dev);
2879 struct mii_ioctl_data *data = if_mii(ifr);
2880
8b4ab28d
FR		 2881 return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV;
2882}
5f787a1a 2883
cecb5fd7
FR		 2884static int rtl_xmii_ioctl(struct rtl8169_private *tp,
2885 struct mii_ioctl_data *data, int cmd)
8b4ab28d 2886{
5f787a1a
FR		 2887 switch (cmd) {
2888 case SIOCGMIIPHY:
2889 data->phy_id = 32; /* Internal PHY */
2890 return 0;
2891
2892 case SIOCGMIIREG:
4da19633 2893 data->val_out = rtl_readphy(tp, data->reg_num & 0x1f);
5f787a1a
FR		 2894 return 0;
2895
2896 case SIOCSMIIREG:
4da19633 2897 rtl_writephy(tp, data->reg_num & 0x1f, data->val_in);
5f787a1a
FR		 2898 return 0;
2899 }
2900 return -EOPNOTSUPP;
2901}
2902
8b4ab28d
FR		 2903static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
2904{
2905 return -EOPNOTSUPP;
2906}
2907
0e485150
FR		 2908static const struct rtl_cfg_info {
2909 void (*hw_start)(struct net_device *);
2910 unsigned int region;
2911 unsigned int align;
2912 u16 intr_event;
2913 u16 napi_event;
ccdffb9a 2914 unsigned features;
f21b75e9 2915 u8 default_ver;
0e485150
FR		 2916} rtl_cfg_infos [] = {
2917 [RTL_CFG_0] = {
2918 .hw_start = rtl_hw_start_8169,
2919 .region = 1,
e9f63f30 2920 .align = 0,
0e485150
FR		 2921 .intr_event = SYSErr | LinkChg | RxOverflow |
2922 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 2923 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2924 .features = RTL_FEATURE_GMII,
2925 .default_ver = RTL_GIGA_MAC_VER_01,
0e485150
FR		 2926 },
2927 [RTL_CFG_1] = {
2928 .hw_start = rtl_hw_start_8168,
2929 .region = 2,
2930 .align = 8,
53f57357 2931 .intr_event = SYSErr | LinkChg | RxOverflow |
0e485150 2932 TxErr | TxOK | RxOK | RxErr,
fbac58fc 2933 .napi_event = TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2934 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI,
2935 .default_ver = RTL_GIGA_MAC_VER_11,
0e485150
FR		 2936 },
2937 [RTL_CFG_2] = {
2938 .hw_start = rtl_hw_start_8101,
2939 .region = 2,
2940 .align = 8,
2941 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout |
2942 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 2943 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2944 .features = RTL_FEATURE_MSI,
2945 .default_ver = RTL_GIGA_MAC_VER_13,
0e485150
FR		 2946 }
2947};
2948
fbac58fc
FR		 2949/* Cfg9346_Unlock assumed. */
2950static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr,
2951 const struct rtl_cfg_info *cfg)
2952{
2953 unsigned msi = 0;
2954 u8 cfg2;
2955
2956 cfg2 = RTL_R8(Config2) & ~MSIEnable;
ccdffb9a 2957 if (cfg->features & RTL_FEATURE_MSI) {
fbac58fc
FR		 2958 if (pci_enable_msi(pdev)) {
2959 dev_info(&pdev->dev, "no MSI. Back to INTx.\n");
2960 } else {
2961 cfg2 |= MSIEnable;
2962 msi = RTL_FEATURE_MSI;
2963 }
2964 }
2965 RTL_W8(Config2, cfg2);
2966 return msi;
2967}
2968
2969static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
2970{
2971 if (tp->features & RTL_FEATURE_MSI) {
2972 pci_disable_msi(pdev);
2973 tp->features &= ~RTL_FEATURE_MSI;
2974 }
2975}
2976
8b4ab28d
FR		 2977static const struct net_device_ops rtl8169_netdev_ops = {
2978 .ndo_open = rtl8169_open,
2979 .ndo_stop = rtl8169_close,
2980 .ndo_get_stats = rtl8169_get_stats,
00829823 2981 .ndo_start_xmit = rtl8169_start_xmit,
8b4ab28d
FR		 2982 .ndo_tx_timeout = rtl8169_tx_timeout,
2983 .ndo_validate_addr = eth_validate_addr,
2984 .ndo_change_mtu = rtl8169_change_mtu,
350fb32a
MM		 2985 .ndo_fix_features = rtl8169_fix_features,
2986 .ndo_set_features = rtl8169_set_features,
8b4ab28d
FR		 2987 .ndo_set_mac_address = rtl_set_mac_address,
2988 .ndo_do_ioctl = rtl8169_ioctl,
2989 .ndo_set_multicast_list = rtl_set_rx_mode,
8b4ab28d
FR		 2990#ifdef CONFIG_NET_POLL_CONTROLLER
2991 .ndo_poll_controller = rtl8169_netpoll,
2992#endif
2993
2994};
2995
c0e45c1c 2996static void __devinit rtl_init_mdio_ops(struct rtl8169_private *tp)
2997{
2998 struct mdio_ops *ops = &tp->mdio_ops;
2999
3000 switch (tp->mac_version) {
3001 case RTL_GIGA_MAC_VER_27:
3002 ops->write = r8168dp_1_mdio_write;
3003 ops->read = r8168dp_1_mdio_read;
3004 break;
e6de30d6 3005 case RTL_GIGA_MAC_VER_28:
4804b3b3 3006 case RTL_GIGA_MAC_VER_31:
e6de30d6 3007 ops->write = r8168dp_2_mdio_write;
3008 ops->read = r8168dp_2_mdio_read;
3009 break;
c0e45c1c 3010 default:
3011 ops->write = r8169_mdio_write;
3012 ops->read = r8169_mdio_read;
3013 break;
3014 }
3015}
3016
065c27c1 3017static void r810x_phy_power_down(struct rtl8169_private *tp)
3018{
3019 rtl_writephy(tp, 0x1f, 0x0000);
3020 rtl_writephy(tp, MII_BMCR, BMCR_PDOWN);
3021}
3022
3023static void r810x_phy_power_up(struct rtl8169_private *tp)
3024{
3025 rtl_writephy(tp, 0x1f, 0x0000);
3026 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE);
3027}
3028
3029static void r810x_pll_power_down(struct rtl8169_private *tp)
3030{
3031 if (__rtl8169_get_wol(tp) & WAKE_ANY) {
3032 rtl_writephy(tp, 0x1f, 0x0000);
3033 rtl_writephy(tp, MII_BMCR, 0x0000);
3034 return;
3035 }
3036
3037 r810x_phy_power_down(tp);
3038}
3039
3040static void r810x_pll_power_up(struct rtl8169_private *tp)
3041{
3042 r810x_phy_power_up(tp);
3043}
3044
3045static void r8168_phy_power_up(struct rtl8169_private *tp)
3046{
3047 rtl_writephy(tp, 0x1f, 0x0000);
01dc7fec 3048 switch (tp->mac_version) {
3049 case RTL_GIGA_MAC_VER_11:
3050 case RTL_GIGA_MAC_VER_12:
3051 case RTL_GIGA_MAC_VER_17:
3052 case RTL_GIGA_MAC_VER_18:
3053 case RTL_GIGA_MAC_VER_19:
3054 case RTL_GIGA_MAC_VER_20:
3055 case RTL_GIGA_MAC_VER_21:
3056 case RTL_GIGA_MAC_VER_22:
3057 case RTL_GIGA_MAC_VER_23:
3058 case RTL_GIGA_MAC_VER_24:
3059 case RTL_GIGA_MAC_VER_25:
3060 case RTL_GIGA_MAC_VER_26:
3061 case RTL_GIGA_MAC_VER_27:
3062 case RTL_GIGA_MAC_VER_28:
3063 case RTL_GIGA_MAC_VER_31:
3064 rtl_writephy(tp, 0x0e, 0x0000);
3065 break;
3066 default:
3067 break;
3068 }
065c27c1 3069 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE);
3070}
3071
3072static void r8168_phy_power_down(struct rtl8169_private *tp)
3073{
3074 rtl_writephy(tp, 0x1f, 0x0000);
01dc7fec 3075 switch (tp->mac_version) {
3076 case RTL_GIGA_MAC_VER_32:
3077 case RTL_GIGA_MAC_VER_33:
3078 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE | BMCR_PDOWN);
3079 break;
3080
3081 case RTL_GIGA_MAC_VER_11:
3082 case RTL_GIGA_MAC_VER_12:
3083 case RTL_GIGA_MAC_VER_17:
3084 case RTL_GIGA_MAC_VER_18:
3085 case RTL_GIGA_MAC_VER_19:
3086 case RTL_GIGA_MAC_VER_20:
3087 case RTL_GIGA_MAC_VER_21:
3088 case RTL_GIGA_MAC_VER_22:
3089 case RTL_GIGA_MAC_VER_23:
3090 case RTL_GIGA_MAC_VER_24:
3091 case RTL_GIGA_MAC_VER_25:
3092 case RTL_GIGA_MAC_VER_26:
3093 case RTL_GIGA_MAC_VER_27:
3094 case RTL_GIGA_MAC_VER_28:
3095 case RTL_GIGA_MAC_VER_31:
3096 rtl_writephy(tp, 0x0e, 0x0200);
3097 default:
3098 rtl_writephy(tp, MII_BMCR, BMCR_PDOWN);
3099 break;
3100 }
065c27c1 3101}
3102
3103static void r8168_pll_power_down(struct rtl8169_private *tp)
3104{
3105 void __iomem *ioaddr = tp->mmio_addr;
3106
cecb5fd7
FR		 3107 if ((tp->mac_version == RTL_GIGA_MAC_VER_27 ||
3108 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
3109 tp->mac_version == RTL_GIGA_MAC_VER_31) &&
4804b3b3 3110 r8168dp_check_dash(tp)) {
065c27c1 3111 return;
5d2e1957 3112 }
065c27c1 3113
cecb5fd7
FR		 3114 if ((tp->mac_version == RTL_GIGA_MAC_VER_23 ||
3115 tp->mac_version == RTL_GIGA_MAC_VER_24) &&
065c27c1 3116 (RTL_R16(CPlusCmd) & ASF)) {
3117 return;
3118 }
3119
01dc7fec 3120 if (tp->mac_version == RTL_GIGA_MAC_VER_32 ||
3121 tp->mac_version == RTL_GIGA_MAC_VER_33)
3122 rtl_ephy_write(ioaddr, 0x19, 0xff64);
3123
065c27c1 3124 if (__rtl8169_get_wol(tp) & WAKE_ANY) {
3125 rtl_writephy(tp, 0x1f, 0x0000);
3126 rtl_writephy(tp, MII_BMCR, 0x0000);
3127
3128 RTL_W32(RxConfig, RTL_R32(RxConfig) |
3129 AcceptBroadcast | AcceptMulticast | AcceptMyPhys);
3130 return;
3131 }
3132
3133 r8168_phy_power_down(tp);
3134
3135 switch (tp->mac_version) {
3136 case RTL_GIGA_MAC_VER_25:
3137 case RTL_GIGA_MAC_VER_26:
5d2e1957
HW		 3138 case RTL_GIGA_MAC_VER_27:
3139 case RTL_GIGA_MAC_VER_28:
4804b3b3 3140 case RTL_GIGA_MAC_VER_31:
01dc7fec 3141 case RTL_GIGA_MAC_VER_32:
3142 case RTL_GIGA_MAC_VER_33:
065c27c1 3143 RTL_W8(PMCH, RTL_R8(PMCH) & ~0x80);
3144 break;
3145 }
3146}
3147
3148static void r8168_pll_power_up(struct rtl8169_private *tp)
3149{
3150 void __iomem *ioaddr = tp->mmio_addr;
3151
cecb5fd7
FR		 3152 if ((tp->mac_version == RTL_GIGA_MAC_VER_27 ||
3153 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
3154 tp->mac_version == RTL_GIGA_MAC_VER_31) &&
4804b3b3 3155 r8168dp_check_dash(tp)) {
065c27c1 3156 return;
5d2e1957 3157 }
065c27c1 3158
3159 switch (tp->mac_version) {
3160 case RTL_GIGA_MAC_VER_25:
3161 case RTL_GIGA_MAC_VER_26:
5d2e1957
HW		 3162 case RTL_GIGA_MAC_VER_27:
3163 case RTL_GIGA_MAC_VER_28:
4804b3b3 3164 case RTL_GIGA_MAC_VER_31:
01dc7fec 3165 case RTL_GIGA_MAC_VER_32:
3166 case RTL_GIGA_MAC_VER_33:
065c27c1 3167 RTL_W8(PMCH, RTL_R8(PMCH) | 0x80);
3168 break;
3169 }
3170
3171 r8168_phy_power_up(tp);
3172}
3173
3174static void rtl_pll_power_op(struct rtl8169_private *tp,
3175 void (*op)(struct rtl8169_private *))
3176{
3177 if (op)
3178 op(tp);
3179}
3180
3181static void rtl_pll_power_down(struct rtl8169_private *tp)
3182{
3183 rtl_pll_power_op(tp, tp->pll_power_ops.down);
3184}
3185
3186static void rtl_pll_power_up(struct rtl8169_private *tp)
3187{
3188 rtl_pll_power_op(tp, tp->pll_power_ops.up);
3189}
3190
3191static void __devinit rtl_init_pll_power_ops(struct rtl8169_private *tp)
3192{
3193 struct pll_power_ops *ops = &tp->pll_power_ops;
3194
3195 switch (tp->mac_version) {
3196 case RTL_GIGA_MAC_VER_07:
3197 case RTL_GIGA_MAC_VER_08:
3198 case RTL_GIGA_MAC_VER_09:
3199 case RTL_GIGA_MAC_VER_10:
3200 case RTL_GIGA_MAC_VER_16:
5a5e4443
HW		 3201 case RTL_GIGA_MAC_VER_29:
3202 case RTL_GIGA_MAC_VER_30:
065c27c1 3203 ops->down = r810x_pll_power_down;
3204 ops->up = r810x_pll_power_up;
3205 break;
3206
3207 case RTL_GIGA_MAC_VER_11:
3208 case RTL_GIGA_MAC_VER_12:
3209 case RTL_GIGA_MAC_VER_17:
3210 case RTL_GIGA_MAC_VER_18:
3211 case RTL_GIGA_MAC_VER_19:
3212 case RTL_GIGA_MAC_VER_20:
3213 case RTL_GIGA_MAC_VER_21:
3214 case RTL_GIGA_MAC_VER_22:
3215 case RTL_GIGA_MAC_VER_23:
3216 case RTL_GIGA_MAC_VER_24:
3217 case RTL_GIGA_MAC_VER_25:
3218 case RTL_GIGA_MAC_VER_26:
3219 case RTL_GIGA_MAC_VER_27:
e6de30d6 3220 case RTL_GIGA_MAC_VER_28:
4804b3b3 3221 case RTL_GIGA_MAC_VER_31:
01dc7fec 3222 case RTL_GIGA_MAC_VER_32:
3223 case RTL_GIGA_MAC_VER_33:
065c27c1 3224 ops->down = r8168_pll_power_down;
3225 ops->up = r8168_pll_power_up;
3226 break;
3227
3228 default:
3229 ops->down = NULL;
3230 ops->up = NULL;
3231 break;
3232 }
3233}
3234
6f43adc8
FR		 3235static void rtl_hw_reset(struct rtl8169_private *tp)
3236{
3237 void __iomem *ioaddr = tp->mmio_addr;
3238 int i;
3239
3240 /* Soft reset the chip. */
3241 RTL_W8(ChipCmd, CmdReset);
3242
3243 /* Check that the chip has finished the reset. */
3244 for (i = 0; i < 100; i++) {
3245 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
3246 break;
3247 msleep_interruptible(1);
3248 }
3249}
3250
1da177e4 3251static int __devinit
4ff96fa6 3252rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1da177e4 3253{
0e485150
FR		 3254 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
3255 const unsigned int region = cfg->region;
1da177e4 3256 struct rtl8169_private *tp;
ccdffb9a 3257 struct mii_if_info *mii;
4ff96fa6
FR		 3258 struct net_device *dev;
3259 void __iomem *ioaddr;
2b7b4318 3260 int chipset, i;
07d3f51f 3261 int rc;
1da177e4 3262
4ff96fa6
FR		 3263 if (netif_msg_drv(&debug)) {
3264 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
3265 MODULENAME, RTL8169_VERSION);
3266 }
1da177e4 3267
1da177e4 3268 dev = alloc_etherdev(sizeof (*tp));
4ff96fa6 3269 if (!dev) {
b57b7e5a 3270 if (netif_msg_drv(&debug))
9b91cf9d 3271 dev_err(&pdev->dev, "unable to alloc new ethernet\n");
4ff96fa6
FR		 3272 rc = -ENOMEM;
3273 goto out;
1da177e4
LT		 3274 }
3275
1da177e4 3276 SET_NETDEV_DEV(dev, &pdev->dev);
8b4ab28d 3277 dev->netdev_ops = &rtl8169_netdev_ops;
1da177e4 3278 tp = netdev_priv(dev);
c4028958 3279 tp->dev = dev;
21e197f2 3280 tp->pci_dev = pdev;
b57b7e5a 3281 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1da177e4 3282
ccdffb9a
FR		 3283 mii = &tp->mii;
3284 mii->dev = dev;
3285 mii->mdio_read = rtl_mdio_read;
3286 mii->mdio_write = rtl_mdio_write;
3287 mii->phy_id_mask = 0x1f;
3288 mii->reg_num_mask = 0x1f;
3289 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII);
3290
ba04c7c9
SG		 3291 /* disable ASPM completely as that cause random device stop working
3292 * problems as well as full system hangs for some PCIe devices users */
3293 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
3294 PCIE_LINK_STATE_CLKPM);
3295
1da177e4
LT		 3296 /* enable device (incl. PCI PM wakeup and hotplug setup) */
3297 rc = pci_enable_device(pdev);
b57b7e5a 3298 if (rc < 0) {
bf82c189 3299 netif_err(tp, probe, dev, "enable failure\n");
4ff96fa6 3300 goto err_out_free_dev_1;
1da177e4
LT		 3301 }
3302
87aeec76 3303 if (pci_set_mwi(pdev) < 0)
3304 netif_info(tp, probe, dev, "Mem-Wr-Inval unavailable\n");
1da177e4 3305
1da177e4 3306 /* make sure PCI base addr 1 is MMIO */
bcf0bf90 3307 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
bf82c189
JP		 3308 netif_err(tp, probe, dev,
3309 "region #%d not an MMIO resource, aborting\n",
3310 region);
1da177e4 3311 rc = -ENODEV;
87aeec76 3312 goto err_out_mwi_2;
1da177e4 3313 }
4ff96fa6 3314
1da177e4 3315 /* check for weird/broken PCI region reporting */
bcf0bf90 3316 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
bf82c189
JP		 3317 netif_err(tp, probe, dev,
3318 "Invalid PCI region size(s), aborting\n");
1da177e4 3319 rc = -ENODEV;
87aeec76 3320 goto err_out_mwi_2;
1da177e4
LT		 3321 }
3322
3323 rc = pci_request_regions(pdev, MODULENAME);
b57b7e5a 3324 if (rc < 0) {
bf82c189 3325 netif_err(tp, probe, dev, "could not request regions\n");
87aeec76 3326 goto err_out_mwi_2;
1da177e4
LT		 3327 }
3328
d24e9aaf 3329 tp->cp_cmd = RxChkSum;
1da177e4
LT		 3330
3331 if ((sizeof(dma_addr_t) > 4) &&
4300e8c7 3332 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) {
1da177e4
LT		 3333 tp->cp_cmd |= PCIDAC;
3334 dev->features |= NETIF_F_HIGHDMA;
3335 } else {
284901a9 3336 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
1da177e4 3337 if (rc < 0) {
bf82c189 3338 netif_err(tp, probe, dev, "DMA configuration failed\n");
87aeec76 3339 goto err_out_free_res_3;
1da177e4
LT		 3340 }
3341 }
3342
1da177e4 3343 /* ioremap MMIO region */
bcf0bf90 3344 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
4ff96fa6 3345 if (!ioaddr) {
bf82c189 3346 netif_err(tp, probe, dev, "cannot remap MMIO, aborting\n");
1da177e4 3347 rc = -EIO;
87aeec76 3348 goto err_out_free_res_3;
1da177e4 3349 }
6f43adc8 3350 tp->mmio_addr = ioaddr;
1da177e4 3351
4300e8c7
DM		 3352 tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
3353 if (!tp->pcie_cap)
3354 netif_info(tp, probe, dev, "no PCI Express capability\n");
3355
d78ad8cb 3356 RTL_W16(IntrMask, 0x0000);
1da177e4 3357
6f43adc8 3358 rtl_hw_reset(tp);
1da177e4 3359
d78ad8cb
KW		 3360 RTL_W16(IntrStatus, 0xffff);
3361
ca52efd5 3362 pci_set_master(pdev);
3363
1da177e4 3364 /* Identify chip attached to board */
5d320a20 3365 rtl8169_get_mac_version(tp, dev, cfg->default_ver);
1da177e4 3366
7a8fc77b
FR		 3367 /*
3368 * Pretend we are using VLANs; This bypasses a nasty bug where
3369 * Interrupts stop flowing on high load on 8110SCd controllers.
3370 */
3371 if (tp->mac_version == RTL_GIGA_MAC_VER_05)
3372 tp->cp_cmd |= RxVlan;
3373
c0e45c1c 3374 rtl_init_mdio_ops(tp);
065c27c1 3375 rtl_init_pll_power_ops(tp);
c0e45c1c 3376
1da177e4 3377 rtl8169_print_mac_version(tp);
1da177e4 3378
85bffe6c
FR		 3379 chipset = tp->mac_version;
3380 tp->txd_version = rtl_chip_infos[chipset].txd_version;
1da177e4 3381
5d06a99f
FR		 3382 RTL_W8(Cfg9346, Cfg9346_Unlock);
3383 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
3384 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
20037fa4
BP		 3385 if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0)
3386 tp->features |= RTL_FEATURE_WOL;
3387 if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0)
3388 tp->features |= RTL_FEATURE_WOL;
fbac58fc 3389 tp->features |= rtl_try_msi(pdev, ioaddr, cfg);
5d06a99f
FR		 3390 RTL_W8(Cfg9346, Cfg9346_Lock);
3391
66ec5d4f
FR		 3392 if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) &&
3393 (RTL_R8(PHYstatus) & TBI_Enable)) {
1da177e4
LT		 3394 tp->set_speed = rtl8169_set_speed_tbi;
3395 tp->get_settings = rtl8169_gset_tbi;
3396 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
3397 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
3398 tp->link_ok = rtl8169_tbi_link_ok;
8b4ab28d 3399 tp->do_ioctl = rtl_tbi_ioctl;
1da177e4
LT		 3400 } else {
3401 tp->set_speed = rtl8169_set_speed_xmii;
3402 tp->get_settings = rtl8169_gset_xmii;
3403 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
3404 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
3405 tp->link_ok = rtl8169_xmii_link_ok;
8b4ab28d 3406 tp->do_ioctl = rtl_xmii_ioctl;
1da177e4
LT		 3407 }
3408
df58ef51
FR		 3409 spin_lock_init(&tp->lock);
3410
7bf6bf48 3411 /* Get MAC address */
1da177e4
LT		 3412 for (i = 0; i < MAC_ADDR_LEN; i++)
3413 dev->dev_addr[i] = RTL_R8(MAC0 + i);
6d6525b7 3414 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1da177e4 3415
1da177e4 3416 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1da177e4
LT		 3417 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
3418 dev->irq = pdev->irq;
3419 dev->base_addr = (unsigned long) ioaddr;
1da177e4 3420
bea3348e 3421 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
1da177e4 3422
350fb32a
MM		 3423 /* don't enable SG, IP_CSUM and TSO by default - it might not work
3424 * properly for all devices */
3425 dev->features |= NETIF_F_RXCSUM |
3426 NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
3427
3428 dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
3429 NETIF_F_RXCSUM | NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
3430 dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
3431 NETIF_F_HIGHDMA;
3432
3433 if (tp->mac_version == RTL_GIGA_MAC_VER_05)
3434 /* 8110SCd requires hardware Rx VLAN - disallow toggling */
3435 dev->hw_features &= ~NETIF_F_HW_VLAN_RX;
1da177e4
LT		 3436
3437 tp->intr_mask = 0xffff;
0e485150
FR		 3438 tp->hw_start = cfg->hw_start;
3439 tp->intr_event = cfg->intr_event;
3440 tp->napi_event = cfg->napi_event;
1da177e4 3441
2efa53f3
FR		 3442 init_timer(&tp->timer);
3443 tp->timer.data = (unsigned long) dev;
3444 tp->timer.function = rtl8169_phy_timer;
3445
953a12cc
FR		 3446 tp->fw = RTL_FIRMWARE_UNKNOWN;
3447
1da177e4 3448 rc = register_netdev(dev);
4ff96fa6 3449 if (rc < 0)
87aeec76 3450 goto err_out_msi_4;
1da177e4
LT		 3451
3452 pci_set_drvdata(pdev, dev);
3453
bf82c189 3454 netif_info(tp, probe, dev, "%s at 0x%lx, %pM, XID %08x IRQ %d\n",
85bffe6c 3455 rtl_chip_infos[chipset].name, dev->base_addr, dev->dev_addr,
bf82c189 3456 (u32)(RTL_R32(TxConfig) & 0x9cf0f8ff), dev->irq);
1da177e4 3457
cecb5fd7
FR		 3458 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
3459 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
3460 tp->mac_version == RTL_GIGA_MAC_VER_31) {
b646d900 3461 rtl8168_driver_start(tp);
e6de30d6 3462 }
b646d900 3463
8b76ab39 3464 device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL);
1da177e4 3465
f3ec4f87
AS		 3466 if (pci_dev_run_wake(pdev))
3467 pm_runtime_put_noidle(&pdev->dev);
e1759441 3468
0d672e9f
IV		 3469 netif_carrier_off(dev);
3470
4ff96fa6
FR		 3471out:
3472 return rc;
1da177e4 3473
87aeec76 3474err_out_msi_4:
fbac58fc 3475 rtl_disable_msi(pdev, tp);
4ff96fa6 3476 iounmap(ioaddr);
87aeec76 3477err_out_free_res_3:
4ff96fa6 3478 pci_release_regions(pdev);
87aeec76 3479err_out_mwi_2:
4ff96fa6 3480 pci_clear_mwi(pdev);
4ff96fa6
FR		 3481 pci_disable_device(pdev);
3482err_out_free_dev_1:
3483 free_netdev(dev);
3484 goto out;
1da177e4
LT		 3485}
3486
07d3f51f 3487static void __devexit rtl8169_remove_one(struct pci_dev *pdev)
1da177e4
LT		 3488{
3489 struct net_device *dev = pci_get_drvdata(pdev);
3490 struct rtl8169_private *tp = netdev_priv(dev);
3491
cecb5fd7
FR		 3492 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
3493 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
3494 tp->mac_version == RTL_GIGA_MAC_VER_31) {
b646d900 3495 rtl8168_driver_stop(tp);
e6de30d6 3496 }
b646d900 3497
23f333a2 3498 cancel_delayed_work_sync(&tp->task);
eb2a021c 3499
1da177e4 3500 unregister_netdev(dev);
cc098dc7 3501
953a12cc
FR		 3502 rtl_release_firmware(tp);
3503
f3ec4f87
AS		 3504 if (pci_dev_run_wake(pdev))
3505 pm_runtime_get_noresume(&pdev->dev);
e1759441 3506
cc098dc7
IV		 3507 /* restore original MAC address */
3508 rtl_rar_set(tp, dev->perm_addr);
3509
fbac58fc 3510 rtl_disable_msi(pdev, tp);
1da177e4
LT		 3511 rtl8169_release_board(pdev, dev, tp->mmio_addr);
3512 pci_set_drvdata(pdev, NULL);
3513}
3514
953a12cc
FR		 3515static void rtl_request_firmware(struct rtl8169_private *tp)
3516{
953a12cc 3517 /* Return early if the firmware is already loaded / cached. */
31bd204f
FR		 3518 if (IS_ERR(tp->fw)) {
3519 const char *name;
953a12cc 3520
31bd204f
FR		 3521 name = rtl_lookup_firmware_name(tp);
3522 if (name) {
953a12cc
FR		 3523 int rc;
3524
3525 rc = request_firmware(&tp->fw, name, &tp->pci_dev->dev);
31bd204f
FR		 3526 if (rc >= 0)
3527 return;
3528
3529 netif_warn(tp, ifup, tp->dev, "unable to load "
3530 "firmware patch %s (%d)\n", name, rc);
953a12cc 3531 }
31bd204f 3532 tp->fw = NULL;
953a12cc 3533 }
953a12cc
FR		 3534}
3535
1da177e4
LT		 3536static int rtl8169_open(struct net_device *dev)
3537{
3538 struct rtl8169_private *tp = netdev_priv(dev);
eee3a96c 3539 void __iomem *ioaddr = tp->mmio_addr;
1da177e4 3540 struct pci_dev *pdev = tp->pci_dev;
99f252b0 3541 int retval = -ENOMEM;
1da177e4 3542
e1759441 3543 pm_runtime_get_sync(&pdev->dev);
1da177e4 3544
1da177e4
LT		 3545 /*
3546 * Rx and Tx desscriptors needs 256 bytes alignment.
82553bb6 3547 * dma_alloc_coherent provides more.
1da177e4 3548 */
82553bb6
SG		 3549 tp->TxDescArray = dma_alloc_coherent(&pdev->dev, R8169_TX_RING_BYTES,
3550 &tp->TxPhyAddr, GFP_KERNEL);
1da177e4 3551 if (!tp->TxDescArray)
e1759441 3552 goto err_pm_runtime_put;
1da177e4 3553
82553bb6
SG		 3554 tp->RxDescArray = dma_alloc_coherent(&pdev->dev, R8169_RX_RING_BYTES,
3555 &tp->RxPhyAddr, GFP_KERNEL);
1da177e4 3556 if (!tp->RxDescArray)
99f252b0 3557 goto err_free_tx_0;
1da177e4
LT		 3558
3559 retval = rtl8169_init_ring(dev);
3560 if (retval < 0)
99f252b0 3561 goto err_free_rx_1;
1da177e4 3562
c4028958 3563 INIT_DELAYED_WORK(&tp->task, NULL);
1da177e4 3564
99f252b0
FR		 3565 smp_mb();
3566
953a12cc
FR		 3567 rtl_request_firmware(tp);
3568
fbac58fc
FR		 3569 retval = request_irq(dev->irq, rtl8169_interrupt,
3570 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
99f252b0
FR		 3571 dev->name, dev);
3572 if (retval < 0)
953a12cc 3573 goto err_release_fw_2;
99f252b0 3574
bea3348e 3575 napi_enable(&tp->napi);
bea3348e 3576
eee3a96c 3577 rtl8169_init_phy(dev, tp);
3578
350fb32a 3579 rtl8169_set_features(dev, dev->features);
eee3a96c 3580
065c27c1 3581 rtl_pll_power_up(tp);
3582
07ce4064 3583 rtl_hw_start(dev);
1da177e4 3584
e1759441
RW		 3585 tp->saved_wolopts = 0;
3586 pm_runtime_put_noidle(&pdev->dev);
3587
eee3a96c 3588 rtl8169_check_link_status(dev, tp, ioaddr);
1da177e4
LT		 3589out:
3590 return retval;
3591
953a12cc
FR		 3592err_release_fw_2:
3593 rtl_release_firmware(tp);
99f252b0
FR		 3594 rtl8169_rx_clear(tp);
3595err_free_rx_1:
82553bb6
SG		 3596 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray,
3597 tp->RxPhyAddr);
e1759441 3598 tp->RxDescArray = NULL;
99f252b0 3599err_free_tx_0:
82553bb6
SG		 3600 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray,
3601 tp->TxPhyAddr);
e1759441
RW		 3602 tp->TxDescArray = NULL;
3603err_pm_runtime_put:
3604 pm_runtime_put_noidle(&pdev->dev);
1da177e4
LT		 3605 goto out;
3606}
3607
e6de30d6 3608static void rtl8169_hw_reset(struct rtl8169_private *tp)
1da177e4 3609{
e6de30d6 3610 void __iomem *ioaddr = tp->mmio_addr;
3611
1da177e4
LT		 3612 /* Disable interrupts */
3613 rtl8169_irq_mask_and_ack(ioaddr);
3614
5d2e1957 3615 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
4804b3b3 3616 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
3617 tp->mac_version == RTL_GIGA_MAC_VER_31) {
e6de30d6 3618 while (RTL_R8(TxPoll) & NPQ)
3619 udelay(20);
3620
3621 }
3622
1da177e4
LT		 3623 /* Reset the chipset */
3624 RTL_W8(ChipCmd, CmdReset);
3625
3626 /* PCI commit */
3627 RTL_R8(ChipCmd);
3628}
3629
7f796d83 3630static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
9cb427b6
FR		 3631{
3632 void __iomem *ioaddr = tp->mmio_addr;
3633 u32 cfg = rtl8169_rx_config;
3634
2b7b4318 3635 cfg |= (RTL_R32(RxConfig) & RTL_RX_CONFIG_MASK);
9cb427b6
FR		 3636 RTL_W32(RxConfig, cfg);
3637
3638 /* Set DMA burst size and Interframe Gap Time */
3639 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
3640 (InterFrameGap << TxInterFrameGapShift));
3641}
3642
07ce4064 3643static void rtl_hw_start(struct net_device *dev)
1da177e4
LT		 3644{
3645 struct rtl8169_private *tp = netdev_priv(dev);
1da177e4 3646
6f43adc8 3647 rtl_hw_reset(tp);
1da177e4 3648
07ce4064
FR		 3649 tp->hw_start(dev);
3650
07ce4064
FR		 3651 netif_start_queue(dev);
3652}
3653
7f796d83
FR		 3654static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
3655 void __iomem *ioaddr)
3656{
3657 /*
3658 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
3659 * register to be written before TxDescAddrLow to work.
3660 * Switching from MMIO to I/O access fixes the issue as well.
3661 */
3662 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
284901a9 3663 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32));
7f796d83 3664 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
284901a9 3665 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32));
7f796d83
FR		 3666}
3667
3668static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
3669{
3670 u16 cmd;
3671
3672 cmd = RTL_R16(CPlusCmd);
3673 RTL_W16(CPlusCmd, cmd);
3674 return cmd;
3675}
3676
fdd7b4c3 3677static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz)
7f796d83
FR		 3678{
3679 /* Low hurts. Let's disable the filtering. */
207d6e87 3680 RTL_W16(RxMaxSize, rx_buf_sz + 1);
7f796d83
FR		 3681}
3682
6dccd16b
FR		 3683static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
3684{
350f7596 3685 static const struct {
6dccd16b
FR		 3686 u32 mac_version;
3687 u32 clk;
3688 u32 val;
3689 } cfg2_info [] = {
3690 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
3691 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
3692 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
3693 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
3694 }, *p = cfg2_info;
3695 unsigned int i;
3696 u32 clk;
3697
3698 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
cadf1855 3699 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
6dccd16b
FR		 3700 if ((p->mac_version == mac_version) && (p->clk == clk)) {
3701 RTL_W32(0x7c, p->val);
3702 break;
3703 }
3704 }
3705}
3706
07ce4064
FR		 3707static void rtl_hw_start_8169(struct net_device *dev)
3708{
3709 struct rtl8169_private *tp = netdev_priv(dev);
3710 void __iomem *ioaddr = tp->mmio_addr;
3711 struct pci_dev *pdev = tp->pci_dev;
07ce4064 3712
9cb427b6
FR		 3713 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
3714 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
3715 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
3716 }
3717
1da177e4 3718 RTL_W8(Cfg9346, Cfg9346_Unlock);
cecb5fd7
FR		 3719 if (tp->mac_version == RTL_GIGA_MAC_VER_01 ||
3720 tp->mac_version == RTL_GIGA_MAC_VER_02 ||
3721 tp->mac_version == RTL_GIGA_MAC_VER_03 ||
3722 tp->mac_version == RTL_GIGA_MAC_VER_04)
9cb427b6
FR		 3723 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
3724
f0298f81 3725 RTL_W8(EarlyTxThres, NoEarlyTx);
1da177e4 3726
6f0333b8 3727 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
1da177e4 3728
cecb5fd7
FR		 3729 if (tp->mac_version == RTL_GIGA_MAC_VER_01 ||
3730 tp->mac_version == RTL_GIGA_MAC_VER_02 ||
3731 tp->mac_version == RTL_GIGA_MAC_VER_03 ||
3732 tp->mac_version == RTL_GIGA_MAC_VER_04)
c946b304 3733 rtl_set_rx_tx_config_registers(tp);
1da177e4 3734
7f796d83 3735 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
1da177e4 3736
cecb5fd7
FR		 3737 if (tp->mac_version == RTL_GIGA_MAC_VER_02 ||
3738 tp->mac_version == RTL_GIGA_MAC_VER_03) {
06fa7358 3739 dprintk("Set MAC Reg C+CR Offset 0xE0. "
1da177e4 3740 "Bit-3 and bit-14 MUST be 1\n");
bcf0bf90 3741 tp->cp_cmd |= (1 << 14);
1da177e4
LT		 3742 }
3743
bcf0bf90
FR		 3744 RTL_W16(CPlusCmd, tp->cp_cmd);
3745
6dccd16b
FR		 3746 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
3747
1da177e4
LT		 3748 /*
3749 * Undocumented corner. Supposedly:
3750 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
3751 */
3752 RTL_W16(IntrMitigate, 0x0000);
3753
7f796d83 3754 rtl_set_rx_tx_desc_registers(tp, ioaddr);
9cb427b6 3755
cecb5fd7
FR		 3756 if (tp->mac_version != RTL_GIGA_MAC_VER_01 &&
3757 tp->mac_version != RTL_GIGA_MAC_VER_02 &&
3758 tp->mac_version != RTL_GIGA_MAC_VER_03 &&
3759 tp->mac_version != RTL_GIGA_MAC_VER_04) {
c946b304
FR		 3760 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
3761 rtl_set_rx_tx_config_registers(tp);
3762 }
3763
1da177e4 3764 RTL_W8(Cfg9346, Cfg9346_Lock);
b518fa8e
FR		 3765
3766 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
3767 RTL_R8(IntrMask);
1da177e4
LT		 3768
3769 RTL_W32(RxMissed, 0);
3770
07ce4064 3771 rtl_set_rx_mode(dev);
1da177e4
LT		 3772
3773 /* no early-rx interrupts */
3774 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b
FR		 3775
3776 /* Enable all known interrupts by setting the interrupt mask. */
0e485150 3777 RTL_W16(IntrMask, tp->intr_event);
07ce4064 3778}
1da177e4 3779
9c14ceaf 3780static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force)
458a9f61 3781{
9c14ceaf
FR		 3782 struct net_device *dev = pci_get_drvdata(pdev);
3783 struct rtl8169_private *tp = netdev_priv(dev);
3784 int cap = tp->pcie_cap;
3785
3786 if (cap) {
3787 u16 ctl;
458a9f61 3788
9c14ceaf
FR		 3789 pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl);
3790 ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force;
3791 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl);
3792 }
458a9f61
FR		 3793}
3794
650e8d5d 3795static void rtl_csi_access_enable(void __iomem *ioaddr, u32 bits)
dacf8154
FR		 3796{
3797 u32 csi;
3798
3799 csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff;
650e8d5d 3800 rtl_csi_write(ioaddr, 0x070c, csi | bits);
3801}
3802
e6de30d6 3803static void rtl_csi_access_enable_1(void __iomem *ioaddr)
3804{
3805 rtl_csi_access_enable(ioaddr, 0x17000000);
3806}
3807
650e8d5d 3808static void rtl_csi_access_enable_2(void __iomem *ioaddr)
3809{
3810 rtl_csi_access_enable(ioaddr, 0x27000000);
dacf8154
FR		 3811}
3812
3813struct ephy_info {
3814 unsigned int offset;
3815 u16 mask;
3816 u16 bits;
3817};
3818
350f7596 3819static void rtl_ephy_init(void __iomem *ioaddr, const struct ephy_info *e, int len)
dacf8154
FR		 3820{
3821 u16 w;
3822
3823 while (len-- > 0) {
3824 w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits;
3825 rtl_ephy_write(ioaddr, e->offset, w);
3826 e++;
3827 }
3828}
3829
b726e493
FR		 3830static void rtl_disable_clock_request(struct pci_dev *pdev)
3831{
3832 struct net_device *dev = pci_get_drvdata(pdev);
3833 struct rtl8169_private *tp = netdev_priv(dev);
3834 int cap = tp->pcie_cap;
3835
3836 if (cap) {
3837 u16 ctl;
3838
3839 pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl);
3840 ctl &= ~PCI_EXP_LNKCTL_CLKREQ_EN;
3841 pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl);
3842 }
3843}
3844
e6de30d6 3845static void rtl_enable_clock_request(struct pci_dev *pdev)
3846{
3847 struct net_device *dev = pci_get_drvdata(pdev);
3848 struct rtl8169_private *tp = netdev_priv(dev);
3849 int cap = tp->pcie_cap;
3850
3851 if (cap) {
3852 u16 ctl;
3853
3854 pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl);
3855 ctl |= PCI_EXP_LNKCTL_CLKREQ_EN;
3856 pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl);
3857 }
3858}
3859
b726e493
FR		 3860#define R8168_CPCMD_QUIRK_MASK (\
3861 EnableBist | \
3862 Mac_dbgo_oe | \
3863 Force_half_dup | \
3864 Force_rxflow_en | \
3865 Force_txflow_en | \
3866 Cxpl_dbg_sel | \
3867 ASF | \
3868 PktCntrDisable | \
3869 Mac_dbgo_sel)
3870
219a1e9d
FR		 3871static void rtl_hw_start_8168bb(void __iomem *ioaddr, struct pci_dev *pdev)
3872{
b726e493
FR		 3873 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
3874
3875 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
3876
2e68ae44
FR		 3877 rtl_tx_performance_tweak(pdev,
3878 (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN);
219a1e9d
FR		 3879}
3880
3881static void rtl_hw_start_8168bef(void __iomem *ioaddr, struct pci_dev *pdev)
3882{
3883 rtl_hw_start_8168bb(ioaddr, pdev);
b726e493 3884
f0298f81 3885 RTL_W8(MaxTxPacketSize, TxPacketMax);
b726e493
FR		 3886
3887 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0));
219a1e9d
FR		 3888}
3889
3890static void __rtl_hw_start_8168cp(void __iomem *ioaddr, struct pci_dev *pdev)
3891{
b726e493
FR		 3892 RTL_W8(Config1, RTL_R8(Config1) | Speed_down);
3893
3894 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
3895
219a1e9d 3896 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
b726e493
FR		 3897
3898 rtl_disable_clock_request(pdev);
3899
3900 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
219a1e9d
FR		 3901}
3902
ef3386f0 3903static void rtl_hw_start_8168cp_1(void __iomem *ioaddr, struct pci_dev *pdev)
219a1e9d 3904{
350f7596 3905 static const struct ephy_info e_info_8168cp[] = {
b726e493
FR		 3906 { 0x01, 0, 0x0001 },
3907 { 0x02, 0x0800, 0x1000 },
3908 { 0x03, 0, 0x0042 },
3909 { 0x06, 0x0080, 0x0000 },
3910 { 0x07, 0, 0x2000 }
3911 };
3912
650e8d5d 3913 rtl_csi_access_enable_2(ioaddr);
b726e493
FR		 3914
3915 rtl_ephy_init(ioaddr, e_info_8168cp, ARRAY_SIZE(e_info_8168cp));
3916
219a1e9d
FR		 3917 __rtl_hw_start_8168cp(ioaddr, pdev);
3918}
3919
ef3386f0
FR		 3920static void rtl_hw_start_8168cp_2(void __iomem *ioaddr, struct pci_dev *pdev)
3921{
650e8d5d 3922 rtl_csi_access_enable_2(ioaddr);
ef3386f0
FR		 3923
3924 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
3925
3926 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
3927
3928 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
3929}
3930
7f3e3d3a
FR		 3931static void rtl_hw_start_8168cp_3(void __iomem *ioaddr, struct pci_dev *pdev)
3932{
650e8d5d 3933 rtl_csi_access_enable_2(ioaddr);
7f3e3d3a
FR		 3934
3935 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
3936
3937 /* Magic. */
3938 RTL_W8(DBG_REG, 0x20);
3939
f0298f81 3940 RTL_W8(MaxTxPacketSize, TxPacketMax);
7f3e3d3a
FR		 3941
3942 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
3943
3944 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
3945}
3946
219a1e9d
FR		 3947static void rtl_hw_start_8168c_1(void __iomem *ioaddr, struct pci_dev *pdev)
3948{
350f7596 3949 static const struct ephy_info e_info_8168c_1[] = {
b726e493
FR		 3950 { 0x02, 0x0800, 0x1000 },
3951 { 0x03, 0, 0x0002 },
3952 { 0x06, 0x0080, 0x0000 }
3953 };
3954
650e8d5d 3955 rtl_csi_access_enable_2(ioaddr);
b726e493
FR		 3956
3957 RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2);
3958
3959 rtl_ephy_init(ioaddr, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1));
3960
219a1e9d
FR		 3961 __rtl_hw_start_8168cp(ioaddr, pdev);
3962}
3963
3964static void rtl_hw_start_8168c_2(void __iomem *ioaddr, struct pci_dev *pdev)
3965{
350f7596 3966 static const struct ephy_info e_info_8168c_2[] = {
b726e493
FR		 3967 { 0x01, 0, 0x0001 },
3968 { 0x03, 0x0400, 0x0220 }
3969 };
3970
650e8d5d 3971 rtl_csi_access_enable_2(ioaddr);
b726e493
FR		 3972
3973 rtl_ephy_init(ioaddr, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2));
3974
219a1e9d
FR		 3975 __rtl_hw_start_8168cp(ioaddr, pdev);
3976}
3977
197ff761
FR		 3978static void rtl_hw_start_8168c_3(void __iomem *ioaddr, struct pci_dev *pdev)
3979{
3980 rtl_hw_start_8168c_2(ioaddr, pdev);
3981}
3982
6fb07058
FR		 3983static void rtl_hw_start_8168c_4(void __iomem *ioaddr, struct pci_dev *pdev)
3984{
650e8d5d 3985 rtl_csi_access_enable_2(ioaddr);
6fb07058
FR		 3986
3987 __rtl_hw_start_8168cp(ioaddr, pdev);
3988}
3989
5b538df9
FR		 3990static void rtl_hw_start_8168d(void __iomem *ioaddr, struct pci_dev *pdev)
3991{
650e8d5d 3992 rtl_csi_access_enable_2(ioaddr);
5b538df9
FR		 3993
3994 rtl_disable_clock_request(pdev);
3995
f0298f81 3996 RTL_W8(MaxTxPacketSize, TxPacketMax);
5b538df9
FR		 3997
3998 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
3999
4000 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
4001}
4002
4804b3b3 4003static void rtl_hw_start_8168dp(void __iomem *ioaddr, struct pci_dev *pdev)
4004{
4005 rtl_csi_access_enable_1(ioaddr);
4006
4007 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4008
4009 RTL_W8(MaxTxPacketSize, TxPacketMax);
4010
4011 rtl_disable_clock_request(pdev);
4012}
4013
e6de30d6 4014static void rtl_hw_start_8168d_4(void __iomem *ioaddr, struct pci_dev *pdev)
4015{
4016 static const struct ephy_info e_info_8168d_4[] = {
4017 { 0x0b, ~0, 0x48 },
4018 { 0x19, 0x20, 0x50 },
4019 { 0x0c, ~0, 0x20 }
4020 };
4021 int i;
4022
4023 rtl_csi_access_enable_1(ioaddr);
4024
4025 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4026
4027 RTL_W8(MaxTxPacketSize, TxPacketMax);
4028
4029 for (i = 0; i < ARRAY_SIZE(e_info_8168d_4); i++) {
4030 const struct ephy_info *e = e_info_8168d_4 + i;
4031 u16 w;
4032
4033 w = rtl_ephy_read(ioaddr, e->offset);
4034 rtl_ephy_write(ioaddr, 0x03, (w & e->mask) | e->bits);
4035 }
4036
4037 rtl_enable_clock_request(pdev);
4038}
4039
01dc7fec 4040static void rtl_hw_start_8168e(void __iomem *ioaddr, struct pci_dev *pdev)
4041{
4042 static const struct ephy_info e_info_8168e[] = {
4043 { 0x00, 0x0200, 0x0100 },
4044 { 0x00, 0x0000, 0x0004 },
4045 { 0x06, 0x0002, 0x0001 },
4046 { 0x06, 0x0000, 0x0030 },
4047 { 0x07, 0x0000, 0x2000 },
4048 { 0x00, 0x0000, 0x0020 },
4049 { 0x03, 0x5800, 0x2000 },
4050 { 0x03, 0x0000, 0x0001 },
4051 { 0x01, 0x0800, 0x1000 },
4052 { 0x07, 0x0000, 0x4000 },
4053 { 0x1e, 0x0000, 0x2000 },
4054 { 0x19, 0xffff, 0xfe6c },
4055 { 0x0a, 0x0000, 0x0040 }
4056 };
4057
4058 rtl_csi_access_enable_2(ioaddr);
4059
4060 rtl_ephy_init(ioaddr, e_info_8168e, ARRAY_SIZE(e_info_8168e));
4061
4062 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4063
4064 RTL_W8(MaxTxPacketSize, TxPacketMax);
4065
4066 rtl_disable_clock_request(pdev);
4067
4068 /* Reset tx FIFO pointer */
cecb5fd7
FR		 4069 RTL_W32(MISC, RTL_R32(MISC) | TXPLA_RST);
4070 RTL_W32(MISC, RTL_R32(MISC) & ~TXPLA_RST);
01dc7fec 4071
cecb5fd7 4072 RTL_W8(Config5, RTL_R8(Config5) & ~Spi_en);
01dc7fec 4073}
4074
07ce4064
FR		 4075static void rtl_hw_start_8168(struct net_device *dev)
4076{
2dd99530
FR		 4077 struct rtl8169_private *tp = netdev_priv(dev);
4078 void __iomem *ioaddr = tp->mmio_addr;
0e485150 4079 struct pci_dev *pdev = tp->pci_dev;
2dd99530
FR		 4080
4081 RTL_W8(Cfg9346, Cfg9346_Unlock);
4082
f0298f81 4083 RTL_W8(MaxTxPacketSize, TxPacketMax);
2dd99530 4084
6f0333b8 4085 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
2dd99530 4086
0e485150 4087 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
2dd99530
FR		 4088
4089 RTL_W16(CPlusCmd, tp->cp_cmd);
4090
0e485150 4091 RTL_W16(IntrMitigate, 0x5151);
2dd99530 4092
0e485150 4093 /* Work around for RxFIFO overflow. */
b5ba6d12
IV		 4094 if (tp->mac_version == RTL_GIGA_MAC_VER_11 ||
4095 tp->mac_version == RTL_GIGA_MAC_VER_22) {
0e485150
FR		 4096 tp->intr_event |= RxFIFOOver | PCSTimeout;
4097 tp->intr_event &= ~RxOverflow;
4098 }
4099
4100 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2dd99530 4101
b8363901
FR		 4102 rtl_set_rx_mode(dev);
4103
4104 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
4105 (InterFrameGap << TxInterFrameGapShift));
2dd99530
FR		 4106
4107 RTL_R8(IntrMask);
4108
219a1e9d
FR		 4109 switch (tp->mac_version) {
4110 case RTL_GIGA_MAC_VER_11:
4111 rtl_hw_start_8168bb(ioaddr, pdev);
4804b3b3 4112 break;
219a1e9d
FR		 4113
4114 case RTL_GIGA_MAC_VER_12:
4115 case RTL_GIGA_MAC_VER_17:
4116 rtl_hw_start_8168bef(ioaddr, pdev);
4804b3b3 4117 break;
219a1e9d
FR		 4118
4119 case RTL_GIGA_MAC_VER_18:
ef3386f0 4120 rtl_hw_start_8168cp_1(ioaddr, pdev);
4804b3b3 4121 break;
219a1e9d
FR		 4122
4123 case RTL_GIGA_MAC_VER_19:
4124 rtl_hw_start_8168c_1(ioaddr, pdev);
4804b3b3 4125 break;
219a1e9d
FR		 4126
4127 case RTL_GIGA_MAC_VER_20:
4128 rtl_hw_start_8168c_2(ioaddr, pdev);
4804b3b3 4129 break;
219a1e9d 4130
197ff761
FR		 4131 case RTL_GIGA_MAC_VER_21:
4132 rtl_hw_start_8168c_3(ioaddr, pdev);
4804b3b3 4133 break;
197ff761 4134
6fb07058
FR		 4135 case RTL_GIGA_MAC_VER_22:
4136 rtl_hw_start_8168c_4(ioaddr, pdev);
4804b3b3 4137 break;
6fb07058 4138
ef3386f0
FR		 4139 case RTL_GIGA_MAC_VER_23:
4140 rtl_hw_start_8168cp_2(ioaddr, pdev);
4804b3b3 4141 break;
ef3386f0 4142
7f3e3d3a
FR		 4143 case RTL_GIGA_MAC_VER_24:
4144 rtl_hw_start_8168cp_3(ioaddr, pdev);
4804b3b3 4145 break;
7f3e3d3a 4146
5b538df9 4147 case RTL_GIGA_MAC_VER_25:
daf9df6d 4148 case RTL_GIGA_MAC_VER_26:
4149 case RTL_GIGA_MAC_VER_27:
5b538df9 4150 rtl_hw_start_8168d(ioaddr, pdev);
4804b3b3 4151 break;
5b538df9 4152
e6de30d6 4153 case RTL_GIGA_MAC_VER_28:
4154 rtl_hw_start_8168d_4(ioaddr, pdev);
4804b3b3 4155 break;
cecb5fd7 4156
4804b3b3 4157 case RTL_GIGA_MAC_VER_31:
4158 rtl_hw_start_8168dp(ioaddr, pdev);
4159 break;
4160
01dc7fec 4161 case RTL_GIGA_MAC_VER_32:
4162 case RTL_GIGA_MAC_VER_33:
4163 rtl_hw_start_8168e(ioaddr, pdev);
4164 break;
e6de30d6 4165
219a1e9d
FR		 4166 default:
4167 printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n",
4168 dev->name, tp->mac_version);
4804b3b3 4169 break;
219a1e9d 4170 }
2dd99530 4171
0e485150
FR		 4172 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
4173
b8363901
FR		 4174 RTL_W8(Cfg9346, Cfg9346_Lock);
4175
2dd99530 4176 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b 4177
0e485150 4178 RTL_W16(IntrMask, tp->intr_event);
07ce4064 4179}
1da177e4 4180
2857ffb7
FR		 4181#define R810X_CPCMD_QUIRK_MASK (\
4182 EnableBist | \
4183 Mac_dbgo_oe | \
4184 Force_half_dup | \
5edcc537 4185 Force_rxflow_en | \
2857ffb7
FR		 4186 Force_txflow_en | \
4187 Cxpl_dbg_sel | \
4188 ASF | \
4189 PktCntrDisable | \
d24e9aaf 4190 Mac_dbgo_sel)
2857ffb7
FR		 4191
4192static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev)
4193{
350f7596 4194 static const struct ephy_info e_info_8102e_1[] = {
2857ffb7
FR		 4195 { 0x01, 0, 0x6e65 },
4196 { 0x02, 0, 0x091f },
4197 { 0x03, 0, 0xc2f9 },
4198 { 0x06, 0, 0xafb5 },
4199 { 0x07, 0, 0x0e00 },
4200 { 0x19, 0, 0xec80 },
4201 { 0x01, 0, 0x2e65 },
4202 { 0x01, 0, 0x6e65 }
4203 };
4204 u8 cfg1;
4205
650e8d5d 4206 rtl_csi_access_enable_2(ioaddr);
2857ffb7
FR		 4207
4208 RTL_W8(DBG_REG, FIX_NAK_1);
4209
4210 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4211
4212 RTL_W8(Config1,
4213 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable);
4214 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
4215
4216 cfg1 = RTL_R8(Config1);
4217 if ((cfg1 & LEDS0) && (cfg1 & LEDS1))
4218 RTL_W8(Config1, cfg1 & ~LEDS0);
4219
2857ffb7
FR		 4220 rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1));
4221}
4222
4223static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev)
4224{
650e8d5d 4225 rtl_csi_access_enable_2(ioaddr);
2857ffb7
FR		 4226
4227 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4228
4229 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable);
4230 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2857ffb7
FR		 4231}
4232
4233static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev)
4234{
4235 rtl_hw_start_8102e_2(ioaddr, pdev);
4236
4237 rtl_ephy_write(ioaddr, 0x03, 0xc2f9);
4238}
4239
5a5e4443
HW		 4240static void rtl_hw_start_8105e_1(void __iomem *ioaddr, struct pci_dev *pdev)
4241{
4242 static const struct ephy_info e_info_8105e_1[] = {
4243 { 0x07, 0, 0x4000 },
4244 { 0x19, 0, 0x0200 },
4245 { 0x19, 0, 0x0020 },
4246 { 0x1e, 0, 0x2000 },
4247 { 0x03, 0, 0x0001 },
4248 { 0x19, 0, 0x0100 },
4249 { 0x19, 0, 0x0004 },
4250 { 0x0a, 0, 0x0020 }
4251 };
4252
cecb5fd7 4253 /* Force LAN exit from ASPM if Rx/Tx are not idle */
5a5e4443
HW		 4254 RTL_W32(FuncEvent, RTL_R32(FuncEvent) | 0x002800);
4255
cecb5fd7 4256 /* Disable Early Tally Counter */
5a5e4443
HW		 4257 RTL_W32(FuncEvent, RTL_R32(FuncEvent) & ~0x010000);
4258
4259 RTL_W8(MCU, RTL_R8(MCU) | EN_NDP | EN_OOB_RESET);
4260 RTL_W8(DLLPR, RTL_R8(DLLPR) | PM_SWITCH);
4261
4262 rtl_ephy_init(ioaddr, e_info_8105e_1, ARRAY_SIZE(e_info_8105e_1));
4263}
4264
4265static void rtl_hw_start_8105e_2(void __iomem *ioaddr, struct pci_dev *pdev)
4266{
4267 rtl_hw_start_8105e_1(ioaddr, pdev);
4268 rtl_ephy_write(ioaddr, 0x1e, rtl_ephy_read(ioaddr, 0x1e) | 0x8000);
4269}
4270
07ce4064
FR		 4271static void rtl_hw_start_8101(struct net_device *dev)
4272{
cdf1a608
FR		 4273 struct rtl8169_private *tp = netdev_priv(dev);
4274 void __iomem *ioaddr = tp->mmio_addr;
4275 struct pci_dev *pdev = tp->pci_dev;
4276
cecb5fd7
FR		 4277 if (tp->mac_version == RTL_GIGA_MAC_VER_13 ||
4278 tp->mac_version == RTL_GIGA_MAC_VER_16) {
9c14ceaf
FR		 4279 int cap = tp->pcie_cap;
4280
4281 if (cap) {
4282 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL,
4283 PCI_EXP_DEVCTL_NOSNOOP_EN);
4284 }
cdf1a608
FR		 4285 }
4286
d24e9aaf
HW		 4287 RTL_W8(Cfg9346, Cfg9346_Unlock);
4288
2857ffb7
FR		 4289 switch (tp->mac_version) {
4290 case RTL_GIGA_MAC_VER_07:
4291 rtl_hw_start_8102e_1(ioaddr, pdev);
4292 break;
4293
4294 case RTL_GIGA_MAC_VER_08:
4295 rtl_hw_start_8102e_3(ioaddr, pdev);
4296 break;
4297
4298 case RTL_GIGA_MAC_VER_09:
4299 rtl_hw_start_8102e_2(ioaddr, pdev);
4300 break;
5a5e4443
HW		 4301
4302 case RTL_GIGA_MAC_VER_29:
4303 rtl_hw_start_8105e_1(ioaddr, pdev);
4304 break;
4305 case RTL_GIGA_MAC_VER_30:
4306 rtl_hw_start_8105e_2(ioaddr, pdev);
4307 break;
cdf1a608
FR		 4308 }
4309
d24e9aaf 4310 RTL_W8(Cfg9346, Cfg9346_Lock);
cdf1a608 4311
f0298f81 4312 RTL_W8(MaxTxPacketSize, TxPacketMax);
cdf1a608 4313
6f0333b8 4314 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
cdf1a608 4315
d24e9aaf 4316 tp->cp_cmd &= ~R810X_CPCMD_QUIRK_MASK;
cdf1a608
FR		 4317 RTL_W16(CPlusCmd, tp->cp_cmd);
4318
4319 RTL_W16(IntrMitigate, 0x0000);
4320
4321 rtl_set_rx_tx_desc_registers(tp, ioaddr);
4322
4323 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
4324 rtl_set_rx_tx_config_registers(tp);
4325
cdf1a608
FR		 4326 RTL_R8(IntrMask);
4327
cdf1a608
FR		 4328 rtl_set_rx_mode(dev);
4329
4330 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
6dccd16b 4331
0e485150 4332 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 4333}
4334
4335static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
4336{
1da177e4
LT		 4337 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
4338 return -EINVAL;
4339
4340 dev->mtu = new_mtu;
350fb32a
MM		 4341 netdev_update_features(dev);
4342
323bb685 4343 return 0;
1da177e4
LT		 4344}
4345
4346static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
4347{
95e0918d 4348 desc->addr = cpu_to_le64(0x0badbadbadbadbadull);
1da177e4
LT		 4349 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
4350}
4351
6f0333b8
ED		 4352static void rtl8169_free_rx_databuff(struct rtl8169_private *tp,
4353 void **data_buff, struct RxDesc *desc)
1da177e4 4354{
48addcc9 4355 dma_unmap_single(&tp->pci_dev->dev, le64_to_cpu(desc->addr), rx_buf_sz,
231aee63 4356 DMA_FROM_DEVICE);
48addcc9 4357
6f0333b8
ED		 4358 kfree(*data_buff);
4359 *data_buff = NULL;
1da177e4
LT		 4360 rtl8169_make_unusable_by_asic(desc);
4361}
4362
4363static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
4364{
4365 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
4366
4367 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
4368}
4369
4370static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
4371 u32 rx_buf_sz)
4372{
4373 desc->addr = cpu_to_le64(mapping);
4374 wmb();
4375 rtl8169_mark_to_asic(desc, rx_buf_sz);
4376}
4377
6f0333b8
ED		 4378static inline void *rtl8169_align(void *data)
4379{
4380 return (void *)ALIGN((long)data, 16);
4381}
4382
0ecbe1ca
SG		 4383static struct sk_buff *rtl8169_alloc_rx_data(struct rtl8169_private *tp,
4384 struct RxDesc *desc)
1da177e4 4385{
6f0333b8 4386 void *data;
1da177e4 4387 dma_addr_t mapping;
48addcc9 4388 struct device *d = &tp->pci_dev->dev;
0ecbe1ca 4389 struct net_device *dev = tp->dev;
6f0333b8 4390 int node = dev->dev.parent ? dev_to_node(dev->dev.parent) : -1;
1da177e4 4391
6f0333b8
ED		 4392 data = kmalloc_node(rx_buf_sz, GFP_KERNEL, node);
4393 if (!data)
4394 return NULL;
e9f63f30 4395
6f0333b8
ED		 4396 if (rtl8169_align(data) != data) {
4397 kfree(data);
4398 data = kmalloc_node(rx_buf_sz + 15, GFP_KERNEL, node);
4399 if (!data)
4400 return NULL;
4401 }
3eafe507 4402
48addcc9 4403 mapping = dma_map_single(d, rtl8169_align(data), rx_buf_sz,
231aee63 4404 DMA_FROM_DEVICE);
d827d86b
SG		 4405 if (unlikely(dma_mapping_error(d, mapping))) {
4406 if (net_ratelimit())
4407 netif_err(tp, drv, tp->dev, "Failed to map RX DMA!\n");
3eafe507 4408 goto err_out;
d827d86b 4409 }
1da177e4
LT		 4410
4411 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
6f0333b8 4412 return data;
3eafe507
SG		 4413
4414err_out:
4415 kfree(data);
4416 return NULL;
1da177e4
LT		 4417}
4418
4419static void rtl8169_rx_clear(struct rtl8169_private *tp)
4420{
07d3f51f 4421 unsigned int i;
1da177e4
LT		 4422
4423 for (i = 0; i < NUM_RX_DESC; i++) {
6f0333b8
ED		 4424 if (tp->Rx_databuff[i]) {
4425 rtl8169_free_rx_databuff(tp, tp->Rx_databuff + i,
1da177e4
LT		 4426 tp->RxDescArray + i);
4427 }
4428 }
4429}
4430
0ecbe1ca 4431static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
1da177e4 4432{
0ecbe1ca
SG		 4433 desc->opts1 |= cpu_to_le32(RingEnd);
4434}
5b0384f4 4435
0ecbe1ca
SG		 4436static int rtl8169_rx_fill(struct rtl8169_private *tp)
4437{
4438 unsigned int i;
1da177e4 4439
0ecbe1ca
SG		 4440 for (i = 0; i < NUM_RX_DESC; i++) {
4441 void *data;
4ae47c2d 4442
6f0333b8 4443 if (tp->Rx_databuff[i])
1da177e4 4444 continue;
bcf0bf90 4445
0ecbe1ca 4446 data = rtl8169_alloc_rx_data(tp, tp->RxDescArray + i);
6f0333b8
ED		 4447 if (!data) {
4448 rtl8169_make_unusable_by_asic(tp->RxDescArray + i);
0ecbe1ca 4449 goto err_out;
6f0333b8
ED		 4450 }
4451 tp->Rx_databuff[i] = data;
1da177e4 4452 }
1da177e4 4453
0ecbe1ca
SG		 4454 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
4455 return 0;
4456
4457err_out:
4458 rtl8169_rx_clear(tp);
4459 return -ENOMEM;
1da177e4
LT		 4460}
4461
4462static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
4463{
4464 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
4465}
4466
4467static int rtl8169_init_ring(struct net_device *dev)
4468{
4469 struct rtl8169_private *tp = netdev_priv(dev);
4470
4471 rtl8169_init_ring_indexes(tp);
4472
4473 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
6f0333b8 4474 memset(tp->Rx_databuff, 0x0, NUM_RX_DESC * sizeof(void *));
1da177e4 4475
0ecbe1ca 4476 return rtl8169_rx_fill(tp);
1da177e4
LT		 4477}
4478
48addcc9 4479static void rtl8169_unmap_tx_skb(struct device *d, struct ring_info *tx_skb,
1da177e4
LT		 4480 struct TxDesc *desc)
4481{
4482 unsigned int len = tx_skb->len;
4483
48addcc9
SG		 4484 dma_unmap_single(d, le64_to_cpu(desc->addr), len, DMA_TO_DEVICE);
4485
1da177e4
LT		 4486 desc->opts1 = 0x00;
4487 desc->opts2 = 0x00;
4488 desc->addr = 0x00;
4489 tx_skb->len = 0;
4490}
4491
3eafe507
SG		 4492static void rtl8169_tx_clear_range(struct rtl8169_private *tp, u32 start,
4493 unsigned int n)
1da177e4
LT		 4494{
4495 unsigned int i;
4496
3eafe507
SG		 4497 for (i = 0; i < n; i++) {
4498 unsigned int entry = (start + i) % NUM_TX_DESC;
1da177e4
LT		 4499 struct ring_info *tx_skb = tp->tx_skb + entry;
4500 unsigned int len = tx_skb->len;
4501
4502 if (len) {
4503 struct sk_buff *skb = tx_skb->skb;
4504
48addcc9 4505 rtl8169_unmap_tx_skb(&tp->pci_dev->dev, tx_skb,
1da177e4
LT		 4506 tp->TxDescArray + entry);
4507 if (skb) {
cac4b22f 4508 tp->dev->stats.tx_dropped++;
1da177e4
LT		 4509 dev_kfree_skb(skb);
4510 tx_skb->skb = NULL;
4511 }
1da177e4
LT		 4512 }
4513 }
3eafe507
SG		 4514}
4515
4516static void rtl8169_tx_clear(struct rtl8169_private *tp)
4517{
4518 rtl8169_tx_clear_range(tp, tp->dirty_tx, NUM_TX_DESC);
1da177e4
LT		 4519 tp->cur_tx = tp->dirty_tx = 0;
4520}
4521
c4028958 4522static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
1da177e4
LT		 4523{
4524 struct rtl8169_private *tp = netdev_priv(dev);
4525
c4028958 4526 PREPARE_DELAYED_WORK(&tp->task, task);
1da177e4
LT		 4527 schedule_delayed_work(&tp->task, 4);
4528}
4529
4530static void rtl8169_wait_for_quiescence(struct net_device *dev)
4531{
4532 struct rtl8169_private *tp = netdev_priv(dev);
4533 void __iomem *ioaddr = tp->mmio_addr;
4534
4535 synchronize_irq(dev->irq);
4536
4537 /* Wait for any pending NAPI task to complete */
bea3348e 4538 napi_disable(&tp->napi);
1da177e4
LT		 4539
4540 rtl8169_irq_mask_and_ack(ioaddr);
4541
d1d08d12
DM		 4542 tp->intr_mask = 0xffff;
4543 RTL_W16(IntrMask, tp->intr_event);
bea3348e 4544 napi_enable(&tp->napi);
1da177e4
LT		 4545}
4546
c4028958 4547static void rtl8169_reinit_task(struct work_struct *work)
1da177e4 4548{
c4028958
DH		 4549 struct rtl8169_private *tp =
4550 container_of(work, struct rtl8169_private, task.work);
4551 struct net_device *dev = tp->dev;
1da177e4
LT		 4552 int ret;
4553
eb2a021c
FR		 4554 rtnl_lock();
4555
4556 if (!netif_running(dev))
4557 goto out_unlock;
4558
4559 rtl8169_wait_for_quiescence(dev);
4560 rtl8169_close(dev);
1da177e4
LT		 4561
4562 ret = rtl8169_open(dev);
4563 if (unlikely(ret < 0)) {
bf82c189
JP		 4564 if (net_ratelimit())
4565 netif_err(tp, drv, dev,
4566 "reinit failure (status = %d). Rescheduling\n",
4567 ret);
1da177e4
LT		 4568 rtl8169_schedule_work(dev, rtl8169_reinit_task);
4569 }
eb2a021c
FR		 4570
4571out_unlock:
4572 rtnl_unlock();
1da177e4
LT		 4573}
4574
c4028958 4575static void rtl8169_reset_task(struct work_struct *work)
1da177e4 4576{
c4028958
DH		 4577 struct rtl8169_private *tp =
4578 container_of(work, struct rtl8169_private, task.work);
4579 struct net_device *dev = tp->dev;
56de414c 4580 int i;
1da177e4 4581
eb2a021c
FR		 4582 rtnl_lock();
4583
1da177e4 4584 if (!netif_running(dev))
eb2a021c 4585 goto out_unlock;
1da177e4
LT		 4586
4587 rtl8169_wait_for_quiescence(dev);
4588
56de414c
FR		 4589 for (i = 0; i < NUM_RX_DESC; i++)
4590 rtl8169_mark_to_asic(tp->RxDescArray + i, rx_buf_sz);
4591
1da177e4
LT		 4592 rtl8169_tx_clear(tp);
4593
56de414c
FR		 4594 rtl8169_init_ring_indexes(tp);
4595 rtl_hw_start(dev);
4596 netif_wake_queue(dev);
4597 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
eb2a021c
FR		 4598
4599out_unlock:
4600 rtnl_unlock();
1da177e4
LT		 4601}
4602
4603static void rtl8169_tx_timeout(struct net_device *dev)
4604{
4605 struct rtl8169_private *tp = netdev_priv(dev);
4606
e6de30d6 4607 rtl8169_hw_reset(tp);
1da177e4
LT		 4608
4609 /* Let's wait a bit while any (async) irq lands on */
4610 rtl8169_schedule_work(dev, rtl8169_reset_task);
4611}
4612
4613static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
2b7b4318 4614 u32 *opts)
1da177e4
LT		 4615{
4616 struct skb_shared_info *info = skb_shinfo(skb);
4617 unsigned int cur_frag, entry;
a6343afb 4618 struct TxDesc * uninitialized_var(txd);
48addcc9 4619 struct device *d = &tp->pci_dev->dev;
1da177e4
LT		 4620
4621 entry = tp->cur_tx;
4622 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
4623 skb_frag_t *frag = info->frags + cur_frag;
4624 dma_addr_t mapping;
4625 u32 status, len;
4626 void *addr;
4627
4628 entry = (entry + 1) % NUM_TX_DESC;
4629
4630 txd = tp->TxDescArray + entry;
4631 len = frag->size;
4632 addr = ((void *) page_address(frag->page)) + frag->page_offset;
48addcc9 4633 mapping = dma_map_single(d, addr, len, DMA_TO_DEVICE);
d827d86b
SG		 4634 if (unlikely(dma_mapping_error(d, mapping))) {
4635 if (net_ratelimit())
4636 netif_err(tp, drv, tp->dev,
4637 "Failed to map TX fragments DMA!\n");
3eafe507 4638 goto err_out;
d827d86b 4639 }
1da177e4 4640
cecb5fd7 4641 /* Anti gcc 2.95.3 bugware (sic) */
2b7b4318
FR		 4642 status = opts[0] | len |
4643 (RingEnd * !((entry + 1) % NUM_TX_DESC));
1da177e4
LT		 4644
4645 txd->opts1 = cpu_to_le32(status);
2b7b4318 4646 txd->opts2 = cpu_to_le32(opts[1]);
1da177e4
LT		 4647 txd->addr = cpu_to_le64(mapping);
4648
4649 tp->tx_skb[entry].len = len;
4650 }
4651
4652 if (cur_frag) {
4653 tp->tx_skb[entry].skb = skb;
4654 txd->opts1 |= cpu_to_le32(LastFrag);
4655 }
4656
4657 return cur_frag;
3eafe507
SG		 4658
4659err_out:
4660 rtl8169_tx_clear_range(tp, tp->cur_tx + 1, cur_frag);
4661 return -EIO;
1da177e4
LT		 4662}
4663
2b7b4318
FR		 4664static inline void rtl8169_tso_csum(struct rtl8169_private *tp,
4665 struct sk_buff *skb, u32 *opts)
1da177e4 4666{
2b7b4318 4667 const struct rtl_tx_desc_info *info = tx_desc_info + tp->txd_version;
350fb32a 4668 u32 mss = skb_shinfo(skb)->gso_size;
2b7b4318 4669 int offset = info->opts_offset;
350fb32a 4670
2b7b4318
FR		 4671 if (mss) {
4672 opts[0] |= TD_LSO;
4673 opts[offset] |= min(mss, TD_MSS_MAX) << info->mss_shift;
4674 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
eddc9ec5 4675 const struct iphdr *ip = ip_hdr(skb);
1da177e4
LT		 4676
4677 if (ip->protocol == IPPROTO_TCP)
2b7b4318 4678 opts[offset] |= info->checksum.tcp;
1da177e4 4679 else if (ip->protocol == IPPROTO_UDP)
2b7b4318
FR		 4680 opts[offset] |= info->checksum.udp;
4681 else
4682 WARN_ON_ONCE(1);
1da177e4 4683 }
1da177e4
LT		 4684}
4685
61357325
SH		 4686static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
4687 struct net_device *dev)
1da177e4
LT		 4688{
4689 struct rtl8169_private *tp = netdev_priv(dev);
3eafe507 4690 unsigned int entry = tp->cur_tx % NUM_TX_DESC;
1da177e4
LT		 4691 struct TxDesc *txd = tp->TxDescArray + entry;
4692 void __iomem *ioaddr = tp->mmio_addr;
48addcc9 4693 struct device *d = &tp->pci_dev->dev;
1da177e4
LT		 4694 dma_addr_t mapping;
4695 u32 status, len;
2b7b4318 4696 u32 opts[2];
3eafe507 4697 int frags;
5b0384f4 4698
1da177e4 4699 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
bf82c189 4700 netif_err(tp, drv, dev, "BUG! Tx Ring full when queue awake!\n");
3eafe507 4701 goto err_stop_0;
1da177e4
LT		 4702 }
4703
4704 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
3eafe507
SG		 4705 goto err_stop_0;
4706
4707 len = skb_headlen(skb);
48addcc9 4708 mapping = dma_map_single(d, skb->data, len, DMA_TO_DEVICE);
d827d86b
SG		 4709 if (unlikely(dma_mapping_error(d, mapping))) {
4710 if (net_ratelimit())
4711 netif_err(tp, drv, dev, "Failed to map TX DMA!\n");
3eafe507 4712 goto err_dma_0;
d827d86b 4713 }
3eafe507
SG		 4714
4715 tp->tx_skb[entry].len = len;
4716 txd->addr = cpu_to_le64(mapping);
1da177e4 4717
2b7b4318
FR		 4718 opts[1] = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
4719 opts[0] = DescOwn;
1da177e4 4720
2b7b4318
FR		 4721 rtl8169_tso_csum(tp, skb, opts);
4722
4723 frags = rtl8169_xmit_frags(tp, skb, opts);
3eafe507
SG		 4724 if (frags < 0)
4725 goto err_dma_1;
4726 else if (frags)
2b7b4318 4727 opts[0] |= FirstFrag;
3eafe507 4728 else {
2b7b4318 4729 opts[0] |= FirstFrag | LastFrag;
1da177e4
LT		 4730 tp->tx_skb[entry].skb = skb;
4731 }
4732
2b7b4318
FR		 4733 txd->opts2 = cpu_to_le32(opts[1]);
4734
1da177e4
LT		 4735 wmb();
4736
cecb5fd7 4737 /* Anti gcc 2.95.3 bugware (sic) */
2b7b4318 4738 status = opts[0] | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
1da177e4
LT		 4739 txd->opts1 = cpu_to_le32(status);
4740
1da177e4
LT		 4741 tp->cur_tx += frags + 1;
4742
4c020a96 4743 wmb();
1da177e4 4744
cecb5fd7 4745 RTL_W8(TxPoll, NPQ);
1da177e4
LT		 4746
4747 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
4748 netif_stop_queue(dev);
4749 smp_rmb();
4750 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
4751 netif_wake_queue(dev);
4752 }
4753
61357325 4754 return NETDEV_TX_OK;
1da177e4 4755
3eafe507 4756err_dma_1:
48addcc9 4757 rtl8169_unmap_tx_skb(d, tp->tx_skb + entry, txd);
3eafe507
SG		 4758err_dma_0:
4759 dev_kfree_skb(skb);
4760 dev->stats.tx_dropped++;
4761 return NETDEV_TX_OK;
4762
4763err_stop_0:
1da177e4 4764 netif_stop_queue(dev);
cebf8cc7 4765 dev->stats.tx_dropped++;
61357325 4766 return NETDEV_TX_BUSY;
1da177e4
LT		 4767}
4768
4769static void rtl8169_pcierr_interrupt(struct net_device *dev)
4770{
4771 struct rtl8169_private *tp = netdev_priv(dev);
4772 struct pci_dev *pdev = tp->pci_dev;
1da177e4
LT		 4773 u16 pci_status, pci_cmd;
4774
4775 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
4776 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
4777
bf82c189
JP		 4778 netif_err(tp, intr, dev, "PCI error (cmd = 0x%04x, status = 0x%04x)\n",
4779 pci_cmd, pci_status);
1da177e4
LT		 4780
4781 /*
4782 * The recovery sequence below admits a very elaborated explanation:
4783 * - it seems to work;
d03902b8
FR		 4784 * - I did not see what else could be done;
4785 * - it makes iop3xx happy.
1da177e4
LT		 4786 *
4787 * Feel free to adjust to your needs.
4788 */
a27993f3 4789 if (pdev->broken_parity_status)
d03902b8
FR		 4790 pci_cmd &= ~PCI_COMMAND_PARITY;
4791 else
4792 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
4793
4794 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
1da177e4
LT		 4795
4796 pci_write_config_word(pdev, PCI_STATUS,
4797 pci_status & (PCI_STATUS_DETECTED_PARITY |
4798 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
4799 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
4800
4801 /* The infamous DAC f*ckup only happens at boot time */
4802 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
e6de30d6 4803 void __iomem *ioaddr = tp->mmio_addr;
4804
bf82c189 4805 netif_info(tp, intr, dev, "disabling PCI DAC\n");
1da177e4
LT		 4806 tp->cp_cmd &= ~PCIDAC;
4807 RTL_W16(CPlusCmd, tp->cp_cmd);
4808 dev->features &= ~NETIF_F_HIGHDMA;
1da177e4
LT		 4809 }
4810
e6de30d6 4811 rtl8169_hw_reset(tp);
d03902b8
FR		 4812
4813 rtl8169_schedule_work(dev, rtl8169_reinit_task);
1da177e4
LT		 4814}
4815
07d3f51f
FR		 4816static void rtl8169_tx_interrupt(struct net_device *dev,
4817 struct rtl8169_private *tp,
4818 void __iomem *ioaddr)
1da177e4
LT		 4819{
4820 unsigned int dirty_tx, tx_left;
4821
1da177e4
LT		 4822 dirty_tx = tp->dirty_tx;
4823 smp_rmb();
4824 tx_left = tp->cur_tx - dirty_tx;
4825
4826 while (tx_left > 0) {
4827 unsigned int entry = dirty_tx % NUM_TX_DESC;
4828 struct ring_info *tx_skb = tp->tx_skb + entry;
1da177e4
LT		 4829 u32 status;
4830
4831 rmb();
4832 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
4833 if (status & DescOwn)
4834 break;
4835
48addcc9
SG		 4836 rtl8169_unmap_tx_skb(&tp->pci_dev->dev, tx_skb,
4837 tp->TxDescArray + entry);
1da177e4 4838 if (status & LastFrag) {
cac4b22f
SG		 4839 dev->stats.tx_packets++;
4840 dev->stats.tx_bytes += tx_skb->skb->len;
87433bfc 4841 dev_kfree_skb(tx_skb->skb);
1da177e4
LT		 4842 tx_skb->skb = NULL;
4843 }
4844 dirty_tx++;
4845 tx_left--;
4846 }
4847
4848 if (tp->dirty_tx != dirty_tx) {
4849 tp->dirty_tx = dirty_tx;
4850 smp_wmb();
4851 if (netif_queue_stopped(dev) &&
4852 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
4853 netif_wake_queue(dev);
4854 }
d78ae2dc
FR		 4855 /*
4856 * 8168 hack: TxPoll requests are lost when the Tx packets are
4857 * too close. Let's kick an extra TxPoll request when a burst
4858 * of start_xmit activity is detected (if it is not detected,
4859 * it is slow enough). -- FR
4860 */
4861 smp_rmb();
4862 if (tp->cur_tx != dirty_tx)
4863 RTL_W8(TxPoll, NPQ);
1da177e4
LT		 4864 }
4865}
4866
126fa4b9
FR		 4867static inline int rtl8169_fragmented_frame(u32 status)
4868{
4869 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
4870}
4871
adea1ac7 4872static inline void rtl8169_rx_csum(struct sk_buff *skb, u32 opts1)
1da177e4 4873{
1da177e4
LT		 4874 u32 status = opts1 & RxProtoMask;
4875
4876 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
d5d3ebe3 4877 ((status == RxProtoUDP) && !(opts1 & UDPFail)))
1da177e4
LT		 4878 skb->ip_summed = CHECKSUM_UNNECESSARY;
4879 else
bc8acf2c 4880 skb_checksum_none_assert(skb);
1da177e4
LT		 4881}
4882
6f0333b8
ED		 4883static struct sk_buff *rtl8169_try_rx_copy(void *data,
4884 struct rtl8169_private *tp,
4885 int pkt_size,
4886 dma_addr_t addr)
1da177e4 4887{
b449655f 4888 struct sk_buff *skb;
48addcc9 4889 struct device *d = &tp->pci_dev->dev;
b449655f 4890
6f0333b8 4891 data = rtl8169_align(data);
48addcc9 4892 dma_sync_single_for_cpu(d, addr, pkt_size, DMA_FROM_DEVICE);
6f0333b8
ED		 4893 prefetch(data);
4894 skb = netdev_alloc_skb_ip_align(tp->dev, pkt_size);
4895 if (skb)
4896 memcpy(skb->data, data, pkt_size);
48addcc9
SG		 4897 dma_sync_single_for_device(d, addr, pkt_size, DMA_FROM_DEVICE);
4898
6f0333b8 4899 return skb;
1da177e4
LT		 4900}
4901
07d3f51f
FR		 4902static int rtl8169_rx_interrupt(struct net_device *dev,
4903 struct rtl8169_private *tp,
bea3348e 4904 void __iomem *ioaddr, u32 budget)
1da177e4
LT		 4905{
4906 unsigned int cur_rx, rx_left;
6f0333b8 4907 unsigned int count;
1da177e4 4908
1da177e4
LT		 4909 cur_rx = tp->cur_rx;
4910 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
865c652d 4911 rx_left = min(rx_left, budget);
1da177e4 4912
4dcb7d33 4913 for (; rx_left > 0; rx_left--, cur_rx++) {
1da177e4 4914 unsigned int entry = cur_rx % NUM_RX_DESC;
126fa4b9 4915 struct RxDesc *desc = tp->RxDescArray + entry;
1da177e4
LT		 4916 u32 status;
4917
4918 rmb();
126fa4b9 4919 status = le32_to_cpu(desc->opts1);
1da177e4
LT		 4920
4921 if (status & DescOwn)
4922 break;
4dcb7d33 4923 if (unlikely(status & RxRES)) {
bf82c189
JP		 4924 netif_info(tp, rx_err, dev, "Rx ERROR. status = %08x\n",
4925 status);
cebf8cc7 4926 dev->stats.rx_errors++;
1da177e4 4927 if (status & (RxRWT | RxRUNT))
cebf8cc7 4928 dev->stats.rx_length_errors++;
1da177e4 4929 if (status & RxCRC)
cebf8cc7 4930 dev->stats.rx_crc_errors++;
9dccf611
FR		 4931 if (status & RxFOVF) {
4932 rtl8169_schedule_work(dev, rtl8169_reset_task);
cebf8cc7 4933 dev->stats.rx_fifo_errors++;
9dccf611 4934 }
6f0333b8 4935 rtl8169_mark_to_asic(desc, rx_buf_sz);
1da177e4 4936 } else {
6f0333b8 4937 struct sk_buff *skb;
b449655f 4938 dma_addr_t addr = le64_to_cpu(desc->addr);
1da177e4 4939 int pkt_size = (status & 0x00001FFF) - 4;
1da177e4 4940
126fa4b9
FR		 4941 /*
4942 * The driver does not support incoming fragmented
4943 * frames. They are seen as a symptom of over-mtu
4944 * sized frames.
4945 */
4946 if (unlikely(rtl8169_fragmented_frame(status))) {
cebf8cc7
FR		 4947 dev->stats.rx_dropped++;
4948 dev->stats.rx_length_errors++;
6f0333b8 4949 rtl8169_mark_to_asic(desc, rx_buf_sz);
4dcb7d33 4950 continue;
126fa4b9
FR		 4951 }
4952
6f0333b8
ED		 4953 skb = rtl8169_try_rx_copy(tp->Rx_databuff[entry],
4954 tp, pkt_size, addr);
4955 rtl8169_mark_to_asic(desc, rx_buf_sz);
4956 if (!skb) {
4957 dev->stats.rx_dropped++;
4958 continue;
1da177e4
LT		 4959 }
4960
adea1ac7 4961 rtl8169_rx_csum(skb, status);
1da177e4
LT		 4962 skb_put(skb, pkt_size);
4963 skb->protocol = eth_type_trans(skb, dev);
4964
7a8fc77b
FR		 4965 rtl8169_rx_vlan_tag(desc, skb);
4966
56de414c 4967 napi_gro_receive(&tp->napi, skb);
1da177e4 4968
cebf8cc7
FR		 4969 dev->stats.rx_bytes += pkt_size;
4970 dev->stats.rx_packets++;
1da177e4 4971 }
6dccd16b
FR		 4972
4973 /* Work around for AMD plateform. */
95e0918d 4974 if ((desc->opts2 & cpu_to_le32(0xfffe000)) &&
6dccd16b
FR		 4975 (tp->mac_version == RTL_GIGA_MAC_VER_05)) {
4976 desc->opts2 = 0;
4977 cur_rx++;
4978 }
1da177e4
LT		 4979 }
4980
4981 count = cur_rx - tp->cur_rx;
4982 tp->cur_rx = cur_rx;
4983
6f0333b8 4984 tp->dirty_rx += count;
1da177e4
LT		 4985
4986 return count;
4987}
4988
07d3f51f 4989static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
1da177e4 4990{
07d3f51f 4991 struct net_device *dev = dev_instance;
1da177e4 4992 struct rtl8169_private *tp = netdev_priv(dev);
1da177e4 4993 void __iomem *ioaddr = tp->mmio_addr;
1da177e4 4994 int handled = 0;
865c652d 4995 int status;
1da177e4 4996
f11a377b
DD		 4997 /* loop handling interrupts until we have no new ones or
4998 * we hit a invalid/hotplug case.
4999 */
865c652d 5000 status = RTL_R16(IntrStatus);
f11a377b
DD		 5001 while (status && status != 0xffff) {
5002 handled = 1;
1da177e4 5003
f11a377b
DD		 5004 /* Handle all of the error cases first. These will reset
5005 * the chip, so just exit the loop.
5006 */
5007 if (unlikely(!netif_running(dev))) {
5008 rtl8169_asic_down(ioaddr);
5009 break;
5010 }
1da177e4 5011
1519e57f
FR		 5012 if (unlikely(status & RxFIFOOver)) {
5013 switch (tp->mac_version) {
5014 /* Work around for rx fifo overflow */
5015 case RTL_GIGA_MAC_VER_11:
5016 case RTL_GIGA_MAC_VER_22:
5017 case RTL_GIGA_MAC_VER_26:
5018 netif_stop_queue(dev);
5019 rtl8169_tx_timeout(dev);
5020 goto done;
f60ac8e7
FR		 5021 /* Testers needed. */
5022 case RTL_GIGA_MAC_VER_17:
5023 case RTL_GIGA_MAC_VER_19:
5024 case RTL_GIGA_MAC_VER_20:
5025 case RTL_GIGA_MAC_VER_21:
5026 case RTL_GIGA_MAC_VER_23:
5027 case RTL_GIGA_MAC_VER_24:
5028 case RTL_GIGA_MAC_VER_27:
5029 case RTL_GIGA_MAC_VER_28:
4804b3b3 5030 case RTL_GIGA_MAC_VER_31:
1519e57f
FR		 5031 /* Experimental science. Pktgen proof. */
5032 case RTL_GIGA_MAC_VER_12:
5033 case RTL_GIGA_MAC_VER_25:
5034 if (status == RxFIFOOver)
5035 goto done;
5036 break;
5037 default:
5038 break;
5039 }
f11a377b 5040 }
1da177e4 5041
f11a377b
DD		 5042 if (unlikely(status & SYSErr)) {
5043 rtl8169_pcierr_interrupt(dev);
5044 break;
5045 }
1da177e4 5046
f11a377b 5047 if (status & LinkChg)
e4fbce74 5048 __rtl8169_check_link_status(dev, tp, ioaddr, true);
0e485150 5049
f11a377b
DD		 5050 /* We need to see the lastest version of tp->intr_mask to
5051 * avoid ignoring an MSI interrupt and having to wait for
5052 * another event which may never come.
5053 */
5054 smp_rmb();
5055 if (status & tp->intr_mask & tp->napi_event) {
5056 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event);
5057 tp->intr_mask = ~tp->napi_event;
5058
5059 if (likely(napi_schedule_prep(&tp->napi)))
5060 __napi_schedule(&tp->napi);
bf82c189
JP		 5061 else
5062 netif_info(tp, intr, dev,
5063 "interrupt %04x in poll\n", status);
f11a377b 5064 }
1da177e4 5065
f11a377b
DD		 5066 /* We only get a new MSI interrupt when all active irq
5067 * sources on the chip have been acknowledged. So, ack
5068 * everything we've seen and check if new sources have become
5069 * active to avoid blocking all interrupts from the chip.
5070 */
5071 RTL_W16(IntrStatus,
5072 (status & RxFIFOOver) ? (status | RxOverflow) : status);
5073 status = RTL_R16(IntrStatus);
865c652d 5074 }
1519e57f 5075done:
1da177e4
LT		 5076 return IRQ_RETVAL(handled);
5077}
5078
bea3348e 5079static int rtl8169_poll(struct napi_struct *napi, int budget)
1da177e4 5080{
bea3348e
SH		 5081 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
5082 struct net_device *dev = tp->dev;
1da177e4 5083 void __iomem *ioaddr = tp->mmio_addr;
bea3348e 5084 int work_done;
1da177e4 5085
bea3348e 5086 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget);
1da177e4
LT		 5087 rtl8169_tx_interrupt(dev, tp, ioaddr);
5088
bea3348e 5089 if (work_done < budget) {
288379f0 5090 napi_complete(napi);
f11a377b
DD		 5091
5092 /* We need for force the visibility of tp->intr_mask
5093 * for other CPUs, as we can loose an MSI interrupt
5094 * and potentially wait for a retransmit timeout if we don't.
5095 * The posted write to IntrMask is safe, as it will
5096 * eventually make it to the chip and we won't loose anything
5097 * until it does.
1da177e4 5098 */
f11a377b 5099 tp->intr_mask = 0xffff;
4c020a96 5100 wmb();
0e485150 5101 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 5102 }
5103
bea3348e 5104 return work_done;
1da177e4 5105}
1da177e4 5106
523a6094
FR		 5107static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr)
5108{
5109 struct rtl8169_private *tp = netdev_priv(dev);
5110
5111 if (tp->mac_version > RTL_GIGA_MAC_VER_06)
5112 return;
5113
5114 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff);
5115 RTL_W32(RxMissed, 0);
5116}
5117
1da177e4
LT		 5118static void rtl8169_down(struct net_device *dev)
5119{
5120 struct rtl8169_private *tp = netdev_priv(dev);
5121 void __iomem *ioaddr = tp->mmio_addr;
1da177e4 5122
4876cc1e 5123 del_timer_sync(&tp->timer);
1da177e4
LT		 5124
5125 netif_stop_queue(dev);
5126
93dd79e8 5127 napi_disable(&tp->napi);
93dd79e8 5128
1da177e4
LT		 5129 spin_lock_irq(&tp->lock);
5130
5131 rtl8169_asic_down(ioaddr);
323bb685
SG		 5132 /*
5133 * At this point device interrupts can not be enabled in any function,
5134 * as netif_running is not true (rtl8169_interrupt, rtl8169_reset_task,
5135 * rtl8169_reinit_task) and napi is disabled (rtl8169_poll).
5136 */
523a6094 5137 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 5138
5139 spin_unlock_irq(&tp->lock);
5140
5141 synchronize_irq(dev->irq);
5142
1da177e4 5143 /* Give a racing hard_start_xmit a few cycles to complete. */
fbd568a3 5144 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */
1da177e4 5145
1da177e4
LT		 5146 rtl8169_tx_clear(tp);
5147
5148 rtl8169_rx_clear(tp);
065c27c1 5149
5150 rtl_pll_power_down(tp);
1da177e4
LT		 5151}
5152
5153static int rtl8169_close(struct net_device *dev)
5154{
5155 struct rtl8169_private *tp = netdev_priv(dev);
5156 struct pci_dev *pdev = tp->pci_dev;
5157
e1759441
RW		 5158 pm_runtime_get_sync(&pdev->dev);
5159
cecb5fd7 5160 /* Update counters before going down */
355423d0
IV		 5161 rtl8169_update_counters(dev);
5162
1da177e4
LT		 5163 rtl8169_down(dev);
5164
5165 free_irq(dev->irq, dev);
5166
82553bb6
SG		 5167 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray,
5168 tp->RxPhyAddr);
5169 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray,
5170 tp->TxPhyAddr);
1da177e4
LT		 5171 tp->TxDescArray = NULL;
5172 tp->RxDescArray = NULL;
5173
e1759441
RW		 5174 pm_runtime_put_sync(&pdev->dev);
5175
1da177e4
LT		 5176 return 0;
5177}
5178
07ce4064 5179static void rtl_set_rx_mode(struct net_device *dev)
1da177e4
LT		 5180{
5181 struct rtl8169_private *tp = netdev_priv(dev);
5182 void __iomem *ioaddr = tp->mmio_addr;
5183 unsigned long flags;
5184 u32 mc_filter[2]; /* Multicast hash filter */
07d3f51f 5185 int rx_mode;
1da177e4
LT		 5186 u32 tmp = 0;
5187
5188 if (dev->flags & IFF_PROMISC) {
5189 /* Unconditionally log net taps. */
bf82c189 5190 netif_notice(tp, link, dev, "Promiscuous mode enabled\n");
1da177e4
LT		 5191 rx_mode =
5192 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
5193 AcceptAllPhys;
5194 mc_filter[1] = mc_filter[0] = 0xffffffff;
4cd24eaf 5195 } else if ((netdev_mc_count(dev) > multicast_filter_limit) ||
8e95a202 5196 (dev->flags & IFF_ALLMULTI)) {
1da177e4
LT		 5197 /* Too many to filter perfectly -- accept all multicasts. */
5198 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
5199 mc_filter[1] = mc_filter[0] = 0xffffffff;
5200 } else {
22bedad3 5201 struct netdev_hw_addr *ha;
07d3f51f 5202
1da177e4
LT		 5203 rx_mode = AcceptBroadcast | AcceptMyPhys;
5204 mc_filter[1] = mc_filter[0] = 0;
22bedad3
JP		 5205 netdev_for_each_mc_addr(ha, dev) {
5206 int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26;
1da177e4
LT		 5207 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
5208 rx_mode |= AcceptMulticast;
5209 }
5210 }
5211
5212 spin_lock_irqsave(&tp->lock, flags);
5213
5214 tmp = rtl8169_rx_config | rx_mode |
2b7b4318 5215 (RTL_R32(RxConfig) & RTL_RX_CONFIG_MASK);
1da177e4 5216
f887cce8 5217 if (tp->mac_version > RTL_GIGA_MAC_VER_06) {
1087f4f4
FR		 5218 u32 data = mc_filter[0];
5219
5220 mc_filter[0] = swab32(mc_filter[1]);
5221 mc_filter[1] = swab32(data);
bcf0bf90
FR		 5222 }
5223
1da177e4 5224 RTL_W32(MAR0 + 4, mc_filter[1]);
78f1cd02 5225 RTL_W32(MAR0 + 0, mc_filter[0]);
1da177e4 5226
57a9f236
FR		 5227 RTL_W32(RxConfig, tmp);
5228
1da177e4
LT		 5229 spin_unlock_irqrestore(&tp->lock, flags);
5230}
5231
5232/**
5233 * rtl8169_get_stats - Get rtl8169 read/write statistics
5234 * @dev: The Ethernet Device to get statistics for
5235 *
5236 * Get TX/RX statistics for rtl8169
5237 */
5238static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
5239{
5240 struct rtl8169_private *tp = netdev_priv(dev);
5241 void __iomem *ioaddr = tp->mmio_addr;
5242 unsigned long flags;
5243
5244 if (netif_running(dev)) {
5245 spin_lock_irqsave(&tp->lock, flags);
523a6094 5246 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 5247 spin_unlock_irqrestore(&tp->lock, flags);
5248 }
5b0384f4 5249
cebf8cc7 5250 return &dev->stats;
1da177e4
LT		 5251}
5252
861ab440 5253static void rtl8169_net_suspend(struct net_device *dev)
5d06a99f 5254{
065c27c1 5255 struct rtl8169_private *tp = netdev_priv(dev);
5256
5d06a99f 5257 if (!netif_running(dev))
861ab440 5258 return;
5d06a99f 5259
065c27c1 5260 rtl_pll_power_down(tp);
5261
5d06a99f
FR		 5262 netif_device_detach(dev);
5263 netif_stop_queue(dev);
861ab440
RW		 5264}
5265
5266#ifdef CONFIG_PM
5267
5268static int rtl8169_suspend(struct device *device)
5269{
5270 struct pci_dev *pdev = to_pci_dev(device);
5271 struct net_device *dev = pci_get_drvdata(pdev);
5d06a99f 5272
861ab440 5273 rtl8169_net_suspend(dev);
1371fa6d 5274
5d06a99f
FR		 5275 return 0;
5276}
5277
e1759441
RW		 5278static void __rtl8169_resume(struct net_device *dev)
5279{
065c27c1 5280 struct rtl8169_private *tp = netdev_priv(dev);
5281
e1759441 5282 netif_device_attach(dev);
065c27c1 5283
5284 rtl_pll_power_up(tp);
5285
e1759441
RW		 5286 rtl8169_schedule_work(dev, rtl8169_reset_task);
5287}
5288
861ab440 5289static int rtl8169_resume(struct device *device)
5d06a99f 5290{
861ab440 5291 struct pci_dev *pdev = to_pci_dev(device);
5d06a99f 5292 struct net_device *dev = pci_get_drvdata(pdev);
fccec10b
SG		 5293 struct rtl8169_private *tp = netdev_priv(dev);
5294
5295 rtl8169_init_phy(dev, tp);
5d06a99f 5296
e1759441
RW		 5297 if (netif_running(dev))
5298 __rtl8169_resume(dev);
5d06a99f 5299
e1759441
RW		 5300 return 0;
5301}
5302
5303static int rtl8169_runtime_suspend(struct device *device)
5304{
5305 struct pci_dev *pdev = to_pci_dev(device);
5306 struct net_device *dev = pci_get_drvdata(pdev);
5307 struct rtl8169_private *tp = netdev_priv(dev);
5308
5309 if (!tp->TxDescArray)
5310 return 0;
5311
5312 spin_lock_irq(&tp->lock);
5313 tp->saved_wolopts = __rtl8169_get_wol(tp);
5314 __rtl8169_set_wol(tp, WAKE_ANY);
5315 spin_unlock_irq(&tp->lock);
5316
5317 rtl8169_net_suspend(dev);
5318
5319 return 0;
5320}
5321
5322static int rtl8169_runtime_resume(struct device *device)
5323{
5324 struct pci_dev *pdev = to_pci_dev(device);
5325 struct net_device *dev = pci_get_drvdata(pdev);
5326 struct rtl8169_private *tp = netdev_priv(dev);
5327
5328 if (!tp->TxDescArray)
5329 return 0;
5330
5331 spin_lock_irq(&tp->lock);
5332 __rtl8169_set_wol(tp, tp->saved_wolopts);
5333 tp->saved_wolopts = 0;
5334 spin_unlock_irq(&tp->lock);
5335
fccec10b
SG		 5336 rtl8169_init_phy(dev, tp);
5337
e1759441 5338 __rtl8169_resume(dev);
5d06a99f 5339
5d06a99f
FR		 5340 return 0;
5341}
5342
e1759441
RW		 5343static int rtl8169_runtime_idle(struct device *device)
5344{
5345 struct pci_dev *pdev = to_pci_dev(device);
5346 struct net_device *dev = pci_get_drvdata(pdev);
5347 struct rtl8169_private *tp = netdev_priv(dev);
5348
e4fbce74 5349 return tp->TxDescArray ? -EBUSY : 0;
e1759441
RW		 5350}
5351
47145210 5352static const struct dev_pm_ops rtl8169_pm_ops = {
cecb5fd7
FR		 5353 .suspend = rtl8169_suspend,
5354 .resume = rtl8169_resume,
5355 .freeze = rtl8169_suspend,
5356 .thaw = rtl8169_resume,
5357 .poweroff = rtl8169_suspend,
5358 .restore = rtl8169_resume,
5359 .runtime_suspend = rtl8169_runtime_suspend,
5360 .runtime_resume = rtl8169_runtime_resume,
5361 .runtime_idle = rtl8169_runtime_idle,
861ab440
RW		 5362};
5363
5364#define RTL8169_PM_OPS (&rtl8169_pm_ops)
5365
5366#else /* !CONFIG_PM */
5367
5368#define RTL8169_PM_OPS NULL
5369
5370#endif /* !CONFIG_PM */
5371
1765f95d
FR		 5372static void rtl_shutdown(struct pci_dev *pdev)
5373{
861ab440 5374 struct net_device *dev = pci_get_drvdata(pdev);
4bb3f522 5375 struct rtl8169_private *tp = netdev_priv(dev);
5376 void __iomem *ioaddr = tp->mmio_addr;
861ab440
RW		 5377
5378 rtl8169_net_suspend(dev);
1765f95d 5379
cecb5fd7 5380 /* Restore original MAC address */
cc098dc7
IV		 5381 rtl_rar_set(tp, dev->perm_addr);
5382
4bb3f522 5383 spin_lock_irq(&tp->lock);
5384
5385 rtl8169_asic_down(ioaddr);
5386
5387 spin_unlock_irq(&tp->lock);
5388
861ab440 5389 if (system_state == SYSTEM_POWER_OFF) {
ca52efd5 5390 /* WoL fails with some 8168 when the receiver is disabled. */
5391 if (tp->features & RTL_FEATURE_WOL) {
5392 pci_clear_master(pdev);
5393
5394 RTL_W8(ChipCmd, CmdRxEnb);
5395 /* PCI commit */
5396 RTL_R8(ChipCmd);
5397 }
5398
861ab440
RW		 5399 pci_wake_from_d3(pdev, true);
5400 pci_set_power_state(pdev, PCI_D3hot);
5401 }
5402}
5d06a99f 5403
1da177e4
LT		 5404static struct pci_driver rtl8169_pci_driver = {
5405 .name = MODULENAME,
5406 .id_table = rtl8169_pci_tbl,
5407 .probe = rtl8169_init_one,
5408 .remove = __devexit_p(rtl8169_remove_one),
1765f95d 5409 .shutdown = rtl_shutdown,
861ab440 5410 .driver.pm = RTL8169_PM_OPS,
1da177e4
LT		 5411};
5412
07d3f51f 5413static int __init rtl8169_init_module(void)
1da177e4 5414{
29917620 5415 return pci_register_driver(&rtl8169_pci_driver);
1da177e4
LT		 5416}
5417
07d3f51f 5418static void __exit rtl8169_cleanup_module(void)
1da177e4
LT		 5419{
5420 pci_unregister_driver(&rtl8169_pci_driver);
5421}
5422
5423module_init(rtl8169_init_module);
5424module_exit(rtl8169_cleanup_module);
Mirror https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git