]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - drivers/net/usb/ax88179_178a.c
projects / thirdparty / kernel / stable.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'kvm-x86-generic-6.8' of https://github.com/kvm-x86/linux into HEAD
[thirdparty/kernel/stable.git] / drivers / net / usb / ax88179_178a.c
CommitLineData
1ccea77e 1// SPDX-License-Identifier: GPL-2.0-or-later
e2ca90c2
FX		 2/*
3 * ASIX AX88179/178A USB 3.0/2.0 to Gigabit Ethernet Devices
4 *
5 * Copyright (C) 2011-2013 ASIX
e2ca90c2
FX		 6 */
7
8#include <linux/module.h>
9#include <linux/etherdevice.h>
10#include <linux/mii.h>
11#include <linux/usb.h>
12#include <linux/crc32.h>
13#include <linux/usb/usbnet.h>
e98d69ba
FX		 14#include <uapi/linux/mdio.h>
15#include <linux/mdio.h>
e2ca90c2
FX		 16
17#define AX88179_PHY_ID 0x03
18#define AX_EEPROM_LEN 0x100
19#define AX88179_EEPROM_MAGIC 0x17900b95
20#define AX_MCAST_FLTSIZE 8
21#define AX_MAX_MCAST 64
22#define AX_INT_PPLS_LINK ((u32)BIT(16))
23#define AX_RXHDR_L4_TYPE_MASK 0x1c
24#define AX_RXHDR_L4_TYPE_UDP 4
25#define AX_RXHDR_L4_TYPE_TCP 16
26#define AX_RXHDR_L3CSUM_ERR 2
27#define AX_RXHDR_L4CSUM_ERR 1
7e78b83c
FX		 28#define AX_RXHDR_CRC_ERR ((u32)BIT(29))
29#define AX_RXHDR_DROP_ERR ((u32)BIT(31))
e2ca90c2
FX		 30#define AX_ACCESS_MAC 0x01
31#define AX_ACCESS_PHY 0x02
32#define AX_ACCESS_EEPROM 0x04
33#define AX_ACCESS_EFUS 0x05
78734404 34#define AX_RELOAD_EEPROM_EFUSE 0x06
e2ca90c2
FX		 35#define AX_PAUSE_WATERLVL_HIGH 0x54
36#define AX_PAUSE_WATERLVL_LOW 0x55
37
38#define PHYSICAL_LINK_STATUS 0x02
39 #define AX_USB_SS 0x04
40 #define AX_USB_HS 0x02
41
42#define GENERAL_STATUS 0x03
43/* Check AX88179 version. UA1:Bit2 = 0, UA2:Bit2 = 1 */
44 #define AX_SECLD 0x04
45
46#define AX_SROM_ADDR 0x07
47#define AX_SROM_CMD 0x0a
48 #define EEP_RD 0x04
49 #define EEP_BUSY 0x10
50
51#define AX_SROM_DATA_LOW 0x08
52#define AX_SROM_DATA_HIGH 0x09
53
54#define AX_RX_CTL 0x0b
55 #define AX_RX_CTL_DROPCRCERR 0x0100
56 #define AX_RX_CTL_IPE 0x0200
57 #define AX_RX_CTL_START 0x0080
58 #define AX_RX_CTL_AP 0x0020
59 #define AX_RX_CTL_AM 0x0010
60 #define AX_RX_CTL_AB 0x0008
61 #define AX_RX_CTL_AMALL 0x0002
62 #define AX_RX_CTL_PRO 0x0001
63 #define AX_RX_CTL_STOP 0x0000
64
65#define AX_NODE_ID 0x10
66#define AX_MULFLTARY 0x16
67
68#define AX_MEDIUM_STATUS_MODE 0x22
69 #define AX_MEDIUM_GIGAMODE 0x01
70 #define AX_MEDIUM_FULL_DUPLEX 0x02
e2ca90c2
FX		 71 #define AX_MEDIUM_EN_125MHZ 0x08
72 #define AX_MEDIUM_RXFLOW_CTRLEN 0x10
73 #define AX_MEDIUM_TXFLOW_CTRLEN 0x20
74 #define AX_MEDIUM_RECEIVE_EN 0x100
75 #define AX_MEDIUM_PS 0x200
76 #define AX_MEDIUM_JUMBO_EN 0x8040
77
78#define AX_MONITOR_MOD 0x24
79 #define AX_MONITOR_MODE_RWLC 0x02
80 #define AX_MONITOR_MODE_RWMP 0x04
81 #define AX_MONITOR_MODE_PMEPOL 0x20
82 #define AX_MONITOR_MODE_PMETYPE 0x40
83
84#define AX_GPIO_CTRL 0x25
85 #define AX_GPIO_CTRL_GPIO3EN 0x80
86 #define AX_GPIO_CTRL_GPIO2EN 0x40
87 #define AX_GPIO_CTRL_GPIO1EN 0x20
88
89#define AX_PHYPWR_RSTCTL 0x26
90 #define AX_PHYPWR_RSTCTL_BZ 0x0010
91 #define AX_PHYPWR_RSTCTL_IPRL 0x0020
92 #define AX_PHYPWR_RSTCTL_AT 0x1000
93
94#define AX_RX_BULKIN_QCTRL 0x2e
95#define AX_CLK_SELECT 0x33
96 #define AX_CLK_SELECT_BCS 0x01
97 #define AX_CLK_SELECT_ACS 0x02
98 #define AX_CLK_SELECT_ULR 0x08
99
100#define AX_RXCOE_CTL 0x34
101 #define AX_RXCOE_IP 0x01
102 #define AX_RXCOE_TCP 0x02
103 #define AX_RXCOE_UDP 0x04
104 #define AX_RXCOE_TCPV6 0x20
105 #define AX_RXCOE_UDPV6 0x40
106
107#define AX_TXCOE_CTL 0x35
108 #define AX_TXCOE_IP 0x01
109 #define AX_TXCOE_TCP 0x02
110 #define AX_TXCOE_UDP 0x04
111 #define AX_TXCOE_TCPV6 0x20
112 #define AX_TXCOE_UDPV6 0x40
113
114#define AX_LEDCTRL 0x73
115
116#define GMII_PHY_PHYSR 0x11
117 #define GMII_PHY_PHYSR_SMASK 0xc000
118 #define GMII_PHY_PHYSR_GIGA 0x8000
119 #define GMII_PHY_PHYSR_100 0x4000
120 #define GMII_PHY_PHYSR_FULL 0x2000
121 #define GMII_PHY_PHYSR_LINK 0x400
122
123#define GMII_LED_ACT 0x1a
124 #define GMII_LED_ACTIVE_MASK 0xff8f
125 #define GMII_LED0_ACTIVE BIT(4)
126 #define GMII_LED1_ACTIVE BIT(5)
127 #define GMII_LED2_ACTIVE BIT(6)
128
129#define GMII_LED_LINK 0x1c
130 #define GMII_LED_LINK_MASK 0xf888
131 #define GMII_LED0_LINK_10 BIT(0)
132 #define GMII_LED0_LINK_100 BIT(1)
133 #define GMII_LED0_LINK_1000 BIT(2)
134 #define GMII_LED1_LINK_10 BIT(4)
135 #define GMII_LED1_LINK_100 BIT(5)
136 #define GMII_LED1_LINK_1000 BIT(6)
137 #define GMII_LED2_LINK_10 BIT(8)
138 #define GMII_LED2_LINK_100 BIT(9)
139 #define GMII_LED2_LINK_1000 BIT(10)
140 #define LED0_ACTIVE BIT(0)
141 #define LED0_LINK_10 BIT(1)
142 #define LED0_LINK_100 BIT(2)
143 #define LED0_LINK_1000 BIT(3)
144 #define LED0_FD BIT(4)
145 #define LED0_USB3_MASK 0x001f
146 #define LED1_ACTIVE BIT(5)
147 #define LED1_LINK_10 BIT(6)
148 #define LED1_LINK_100 BIT(7)
149 #define LED1_LINK_1000 BIT(8)
150 #define LED1_FD BIT(9)
151 #define LED1_USB3_MASK 0x03e0
152 #define LED2_ACTIVE BIT(10)
153 #define LED2_LINK_1000 BIT(13)
154 #define LED2_LINK_100 BIT(12)
155 #define LED2_LINK_10 BIT(11)
156 #define LED2_FD BIT(14)
157 #define LED_VALID BIT(15)
158 #define LED2_USB3_MASK 0x7c00
159
160#define GMII_PHYPAGE 0x1e
161#define GMII_PHY_PAGE_SELECT 0x1f
162 #define GMII_PHY_PGSEL_EXT 0x0007
163 #define GMII_PHY_PGSEL_PAGE0 0x0000
e98d69ba
FX		 164 #define GMII_PHY_PGSEL_PAGE3 0x0003
165 #define GMII_PHY_PGSEL_PAGE5 0x0005
e2ca90c2 166
9718f9ce
JC		 167static int ax88179_reset(struct usbnet *dev);
168
e2ca90c2 169struct ax88179_data {
e98d69ba
FX		 170 u8 eee_enabled;
171 u8 eee_active;
e2ca90c2 172 u16 rxctl;
843f9205 173 u8 in_pm;
50505316
JC		 174 u32 wol_supported;
175 u32 wolopts;
aef05e34 176 u8 disconnecting;
e2ca90c2
FX		 177};
178
179struct ax88179_int_data {
180 __le32 intdata1;
181 __le32 intdata2;
182};
183
184static const struct {
185 unsigned char ctrl, timer_l, timer_h, size, ifg;
186} AX88179_BULKIN_SIZE[] = {
187 {7, 0x4f, 0, 0x12, 0xff},
188 {7, 0x20, 3, 0x16, 0xff},
189 {7, 0xae, 7, 0x18, 0xff},
190 {7, 0xcc, 0x4c, 0x18, 8},
191};
192
843f9205
JC		 193static void ax88179_set_pm_mode(struct usbnet *dev, bool pm_mode)
194{
2bcbd3d8 195 struct ax88179_data *ax179_data = dev->driver_priv;
843f9205
JC		 196
197 ax179_data->in_pm = pm_mode;
198}
199
200static int ax88179_in_pm(struct usbnet *dev)
201{
2bcbd3d8 202 struct ax88179_data *ax179_data = dev->driver_priv;
843f9205
JC		 203
204 return ax179_data->in_pm;
205}
206
e2ca90c2 207static int __ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
843f9205 208 u16 size, void *data)
e2ca90c2
FX		 209{
210 int ret;
211 int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
aef05e34 212 struct ax88179_data *ax179_data = dev->driver_priv;
e2ca90c2
FX		 213
214 BUG_ON(!dev);
215
843f9205 216 if (!ax88179_in_pm(dev))
e2ca90c2
FX		 217 fn = usbnet_read_cmd;
218 else
219 fn = usbnet_read_cmd_nopm;
220
221 ret = fn(dev, cmd, USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
222 value, index, data, size);
223
aef05e34 224 if (unlikely((ret < 0) && !(ret == -ENODEV && ax179_data->disconnecting)))
e2ca90c2
FX		 225 netdev_warn(dev->net, "Failed to read reg index 0x%04x: %d\n",
226 index, ret);
227
228 return ret;
229}
230
231static int __ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
843f9205 232 u16 size, const void *data)
e2ca90c2
FX		 233{
234 int ret;
235 int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
aef05e34 236 struct ax88179_data *ax179_data = dev->driver_priv;
e2ca90c2
FX		 237
238 BUG_ON(!dev);
239
843f9205 240 if (!ax88179_in_pm(dev))
e2ca90c2
FX		 241 fn = usbnet_write_cmd;
242 else
243 fn = usbnet_write_cmd_nopm;
244
245 ret = fn(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
246 value, index, data, size);
247
aef05e34 248 if (unlikely((ret < 0) && !(ret == -ENODEV && ax179_data->disconnecting)))
e2ca90c2
FX		 249 netdev_warn(dev->net, "Failed to write reg index 0x%04x: %d\n",
250 index, ret);
251
252 return ret;
253}
254
255static void ax88179_write_cmd_async(struct usbnet *dev, u8 cmd, u16 value,
256 u16 index, u16 size, void *data)
257{
258 u16 buf;
259
260 if (2 == size) {
261 buf = *((u16 *)data);
262 cpu_to_le16s(&buf);
263 usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
264 USB_RECIP_DEVICE, value, index, &buf,
265 size);
266 } else {
267 usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
268 USB_RECIP_DEVICE, value, index, data,
269 size);
270 }
271}
272
e2ca90c2
FX		 273static int ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
274 u16 size, void *data)
275{
276 int ret;
277
278 if (2 == size) {
bd78980b 279 u16 buf = 0;
843f9205 280 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
e2ca90c2
FX		 281 le16_to_cpus(&buf);
282 *((u16 *)data) = buf;
283 } else if (4 == size) {
bd78980b 284 u32 buf = 0;
843f9205 285 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf);
e2ca90c2
FX		 286 le32_to_cpus(&buf);
287 *((u32 *)data) = buf;
288 } else {
843f9205 289 ret = __ax88179_read_cmd(dev, cmd, value, index, size, data);
e2ca90c2
FX		 290 }
291
292 return ret;
293}
294
295static int ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
76660757 296 u16 size, const void *data)
e2ca90c2
FX		 297{
298 int ret;
299
300 if (2 == size) {
301 u16 buf;
302 buf = *((u16 *)data);
303 cpu_to_le16s(&buf);
304 ret = __ax88179_write_cmd(dev, cmd, value, index,
843f9205 305 size, &buf);
e2ca90c2
FX		 306 } else {
307 ret = __ax88179_write_cmd(dev, cmd, value, index,
843f9205 308 size, data);
e2ca90c2
FX		 309 }
310
311 return ret;
312}
313
314static void ax88179_status(struct usbnet *dev, struct urb *urb)
315{
316 struct ax88179_int_data *event;
317 u32 link;
318
319 if (urb->actual_length < 8)
320 return;
321
322 event = urb->transfer_buffer;
323 le32_to_cpus((void *)&event->intdata1);
324
325 link = (((__force u32)event->intdata1) & AX_INT_PPLS_LINK) >> 16;
326
327 if (netif_carrier_ok(dev->net) != link) {
7a97856e 328 usbnet_link_change(dev, link, 1);
e2ca90c2
FX		 329 netdev_info(dev->net, "ax88179 - Link status is: %d\n", link);
330 }
331}
332
333static int ax88179_mdio_read(struct net_device *netdev, int phy_id, int loc)
334{
335 struct usbnet *dev = netdev_priv(netdev);
336 u16 res;
337
338 ax88179_read_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
339 return res;
340}
341
342static void ax88179_mdio_write(struct net_device *netdev, int phy_id, int loc,
343 int val)
344{
345 struct usbnet *dev = netdev_priv(netdev);
346 u16 res = (u16) val;
347
348 ax88179_write_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
349}
350
e98d69ba
FX		 351static inline int ax88179_phy_mmd_indirect(struct usbnet *dev, u16 prtad,
352 u16 devad)
353{
354 u16 tmp16;
355 int ret;
356
357 tmp16 = devad;
358 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
359 MII_MMD_CTRL, 2, &tmp16);
360
361 tmp16 = prtad;
362 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
363 MII_MMD_DATA, 2, &tmp16);
364
365 tmp16 = devad | MII_MMD_CTRL_NOINCR;
366 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
367 MII_MMD_CTRL, 2, &tmp16);
368
369 return ret;
370}
371
372static int
373ax88179_phy_read_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad)
374{
375 int ret;
376 u16 tmp16;
377
378 ax88179_phy_mmd_indirect(dev, prtad, devad);
379
380 ret = ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
381 MII_MMD_DATA, 2, &tmp16);
382 if (ret < 0)
383 return ret;
384
385 return tmp16;
386}
387
388static int
389ax88179_phy_write_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad,
390 u16 data)
391{
392 int ret;
393
394 ax88179_phy_mmd_indirect(dev, prtad, devad);
395
396 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
397 MII_MMD_DATA, 2, &data);
398
399 if (ret < 0)
400 return ret;
401
402 return 0;
403}
404
e2ca90c2
FX		 405static int ax88179_suspend(struct usb_interface *intf, pm_message_t message)
406{
407 struct usbnet *dev = usb_get_intfdata(intf);
50505316 408 struct ax88179_data *priv = dev->driver_priv;
e2ca90c2
FX		 409 u16 tmp16;
410 u8 tmp8;
411
843f9205
JC		 412 ax88179_set_pm_mode(dev, true);
413
e2ca90c2
FX		 414 usbnet_suspend(intf, message);
415
50505316
JC		 416 /* Enable WoL */
417 if (priv->wolopts) {
418 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
419 1, 1, &tmp8);
420 if (priv->wolopts & WAKE_PHY)
421 tmp8 |= AX_MONITOR_MODE_RWLC;
422 if (priv->wolopts & WAKE_MAGIC)
423 tmp8 |= AX_MONITOR_MODE_RWMP;
424
425 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
426 1, 1, &tmp8);
427 }
428
e2ca90c2 429 /* Disable RX path */
843f9205
JC		 430 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
431 2, 2, &tmp16);
e2ca90c2 432 tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
843f9205
JC		 433 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
434 2, 2, &tmp16);
e2ca90c2
FX		 435
436 /* Force bulk-in zero length */
843f9205
JC		 437 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
438 2, 2, &tmp16);
e2ca90c2
FX		 439
440 tmp16 |= AX_PHYPWR_RSTCTL_BZ | AX_PHYPWR_RSTCTL_IPRL;
843f9205
JC		 441 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
442 2, 2, &tmp16);
e2ca90c2
FX		 443
444 /* change clock */
445 tmp8 = 0;
843f9205 446 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
e2ca90c2
FX		 447
448 /* Configure RX control register => stop operation */
449 tmp16 = AX_RX_CTL_STOP;
843f9205
JC		 450 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
451
452 ax88179_set_pm_mode(dev, false);
e2ca90c2
FX		 453
454 return 0;
455}
456
457/* This function is used to enable the autodetach function. */
458/* This function is determined by offset 0x43 of EEPROM */
843f9205 459static int ax88179_auto_detach(struct usbnet *dev)
e2ca90c2
FX		 460{
461 u16 tmp16;
462 u8 tmp8;
e2ca90c2 463
843f9205 464 if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x43, 1, 2, &tmp16) < 0)
e2ca90c2
FX		 465 return 0;
466
467 if ((tmp16 == 0xFFFF) || (!(tmp16 & 0x0100)))
468 return 0;
469
470 /* Enable Auto Detach bit */
471 tmp8 = 0;
843f9205 472 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
e2ca90c2 473 tmp8 |= AX_CLK_SELECT_ULR;
843f9205 474 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
e2ca90c2 475
843f9205 476 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
e2ca90c2 477 tmp16 |= AX_PHYPWR_RSTCTL_AT;
843f9205 478 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
e2ca90c2
FX		 479
480 return 0;
481}
482
483static int ax88179_resume(struct usb_interface *intf)
484{
485 struct usbnet *dev = usb_get_intfdata(intf);
e2ca90c2 486
843f9205
JC		 487 ax88179_set_pm_mode(dev, true);
488
7a97856e 489 usbnet_link_change(dev, 0, 0);
e2ca90c2 490
c4bf747c 491 ax88179_reset(dev);
843f9205
JC		 492
493 ax88179_set_pm_mode(dev, false);
e2ca90c2
FX		 494
495 return usbnet_resume(intf);
496}
497
aef05e34
JITM		 498static void ax88179_disconnect(struct usb_interface *intf)
499{
500 struct usbnet *dev = usb_get_intfdata(intf);
501 struct ax88179_data *ax179_data;
502
503 if (!dev)
504 return;
505
506 ax179_data = dev->driver_priv;
507 ax179_data->disconnecting = 1;
508
509 usbnet_disconnect(intf);
510}
511
e2ca90c2
FX		 512static void
513ax88179_get_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
514{
515 struct usbnet *dev = netdev_priv(net);
50505316 516 struct ax88179_data *priv = dev->driver_priv;
e2ca90c2 517
50505316
JC		 518 wolinfo->supported = priv->wol_supported;
519 wolinfo->wolopts = priv->wolopts;
e2ca90c2
FX		 520}
521
522static int
523ax88179_set_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
524{
525 struct usbnet *dev = netdev_priv(net);
50505316 526 struct ax88179_data *priv = dev->driver_priv;
e2ca90c2 527
50505316 528 if (wolinfo->wolopts & ~(priv->wol_supported))
5ba6b4aa
FF		 529 return -EINVAL;
530
50505316 531 priv->wolopts = wolinfo->wolopts;
e2ca90c2
FX		 532
533 return 0;
534}
535
536static int ax88179_get_eeprom_len(struct net_device *net)
537{
538 return AX_EEPROM_LEN;
539}
540
541static int
542ax88179_get_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
543 u8 *data)
544{
545 struct usbnet *dev = netdev_priv(net);
546 u16 *eeprom_buff;
547 int first_word, last_word;
548 int i, ret;
549
550 if (eeprom->len == 0)
551 return -EINVAL;
552
553 eeprom->magic = AX88179_EEPROM_MAGIC;
554
555 first_word = eeprom->offset >> 1;
556 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
6da2ec56
KC		 557 eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
558 GFP_KERNEL);
e2ca90c2
FX		 559 if (!eeprom_buff)
560 return -ENOMEM;
561
562 /* ax88179/178A returns 2 bytes from eeprom on read */
563 for (i = first_word; i <= last_word; i++) {
564 ret = __ax88179_read_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
843f9205 565 &eeprom_buff[i - first_word]);
e2ca90c2
FX		 566 if (ret < 0) {
567 kfree(eeprom_buff);
568 return -EIO;
569 }
570 }
571
572 memcpy(data, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
573 kfree(eeprom_buff);
574 return 0;
575}
576
78734404
BA		 577static int
578ax88179_set_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
579 u8 *data)
580{
581 struct usbnet *dev = netdev_priv(net);
582 u16 *eeprom_buff;
583 int first_word;
584 int last_word;
585 int ret;
586 int i;
587
588 netdev_dbg(net, "write EEPROM len %d, offset %d, magic 0x%x\n",
589 eeprom->len, eeprom->offset, eeprom->magic);
590
591 if (eeprom->len == 0)
592 return -EINVAL;
593
594 if (eeprom->magic != AX88179_EEPROM_MAGIC)
595 return -EINVAL;
596
597 first_word = eeprom->offset >> 1;
598 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
599
600 eeprom_buff = kmalloc_array(last_word - first_word + 1, sizeof(u16),
601 GFP_KERNEL);
602 if (!eeprom_buff)
603 return -ENOMEM;
604
605 /* align data to 16 bit boundaries, read the missing data from
606 the EEPROM */
607 if (eeprom->offset & 1) {
608 ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, first_word, 1, 2,
609 &eeprom_buff[0]);
610 if (ret < 0) {
611 netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", first_word);
612 goto free;
613 }
614 }
615
616 if ((eeprom->offset + eeprom->len) & 1) {
617 ret = ax88179_read_cmd(dev, AX_ACCESS_EEPROM, last_word, 1, 2,
618 &eeprom_buff[last_word - first_word]);
619 if (ret < 0) {
620 netdev_err(net, "Failed to read EEPROM at offset 0x%02x.\n", last_word);
621 goto free;
622 }
623 }
624
625 memcpy((u8 *)eeprom_buff + (eeprom->offset & 1), data, eeprom->len);
626
627 for (i = first_word; i <= last_word; i++) {
628 netdev_dbg(net, "write to EEPROM at offset 0x%02x, data 0x%04x\n",
629 i, eeprom_buff[i - first_word]);
630 ret = ax88179_write_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
631 &eeprom_buff[i - first_word]);
632 if (ret < 0) {
633 netdev_err(net, "Failed to write EEPROM at offset 0x%02x.\n", i);
634 goto free;
635 }
636 msleep(20);
637 }
638
639 /* reload EEPROM data */
640 ret = ax88179_write_cmd(dev, AX_RELOAD_EEPROM_EFUSE, 0x0000, 0, 0, NULL);
641 if (ret < 0) {
642 netdev_err(net, "Failed to reload EEPROM data\n");
643 goto free;
644 }
645
646 ret = 0;
647free:
648 kfree(eeprom_buff);
649 return ret;
650}
651
3c9b803b
PR		 652static int ax88179_get_link_ksettings(struct net_device *net,
653 struct ethtool_link_ksettings *cmd)
e2ca90c2
FX		 654{
655 struct usbnet *dev = netdev_priv(net);
82c01a84 656
657 mii_ethtool_get_link_ksettings(&dev->mii, cmd);
658
659 return 0;
e2ca90c2
FX		 660}
661
3c9b803b
PR		 662static int ax88179_set_link_ksettings(struct net_device *net,
663 const struct ethtool_link_ksettings *cmd)
e2ca90c2
FX		 664{
665 struct usbnet *dev = netdev_priv(net);
3c9b803b 666 return mii_ethtool_set_link_ksettings(&dev->mii, cmd);
e2ca90c2
FX		 667}
668
e98d69ba
FX		 669static int
670ax88179_ethtool_get_eee(struct usbnet *dev, struct ethtool_eee *data)
671{
672 int val;
673
674 /* Get Supported EEE */
675 val = ax88179_phy_read_mmd_indirect(dev, MDIO_PCS_EEE_ABLE,
676 MDIO_MMD_PCS);
677 if (val < 0)
678 return val;
679 data->supported = mmd_eee_cap_to_ethtool_sup_t(val);
680
681 /* Get advertisement EEE */
682 val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_ADV,
683 MDIO_MMD_AN);
684 if (val < 0)
685 return val;
686 data->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
687
688 /* Get LP advertisement EEE */
689 val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_LPABLE,
690 MDIO_MMD_AN);
691 if (val < 0)
692 return val;
693 data->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
694
695 return 0;
696}
697
698static int
699ax88179_ethtool_set_eee(struct usbnet *dev, struct ethtool_eee *data)
700{
701 u16 tmp16 = ethtool_adv_to_mmd_eee_adv_t(data->advertised);
702
703 return ax88179_phy_write_mmd_indirect(dev, MDIO_AN_EEE_ADV,
704 MDIO_MMD_AN, tmp16);
705}
706
707static int ax88179_chk_eee(struct usbnet *dev)
708{
709 struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
2bcbd3d8 710 struct ax88179_data *priv = dev->driver_priv;
e98d69ba
FX		 711
712 mii_ethtool_gset(&dev->mii, &ecmd);
713
714 if (ecmd.duplex & DUPLEX_FULL) {
715 int eee_lp, eee_cap, eee_adv;
716 u32 lp, cap, adv, supported = 0;
717
718 eee_cap = ax88179_phy_read_mmd_indirect(dev,
719 MDIO_PCS_EEE_ABLE,
720 MDIO_MMD_PCS);
721 if (eee_cap < 0) {
722 priv->eee_active = 0;
723 return false;
724 }
725
726 cap = mmd_eee_cap_to_ethtool_sup_t(eee_cap);
727 if (!cap) {
728 priv->eee_active = 0;
729 return false;
730 }
731
732 eee_lp = ax88179_phy_read_mmd_indirect(dev,
733 MDIO_AN_EEE_LPABLE,
734 MDIO_MMD_AN);
735 if (eee_lp < 0) {
736 priv->eee_active = 0;
737 return false;
738 }
739
740 eee_adv = ax88179_phy_read_mmd_indirect(dev,
741 MDIO_AN_EEE_ADV,
742 MDIO_MMD_AN);
743
744 if (eee_adv < 0) {
745 priv->eee_active = 0;
746 return false;
747 }
748
749 adv = mmd_eee_adv_to_ethtool_adv_t(eee_adv);
750 lp = mmd_eee_adv_to_ethtool_adv_t(eee_lp);
751 supported = (ecmd.speed == SPEED_1000) ?
752 SUPPORTED_1000baseT_Full :
753 SUPPORTED_100baseT_Full;
754
755 if (!(lp & adv & supported)) {
756 priv->eee_active = 0;
757 return false;
758 }
759
760 priv->eee_active = 1;
761 return true;
762 }
763
764 priv->eee_active = 0;
765 return false;
766}
767
768static void ax88179_disable_eee(struct usbnet *dev)
769{
770 u16 tmp16;
771
772 tmp16 = GMII_PHY_PGSEL_PAGE3;
773 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
774 GMII_PHY_PAGE_SELECT, 2, &tmp16);
775
776 tmp16 = 0x3246;
777 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
778 MII_PHYADDR, 2, &tmp16);
779
780 tmp16 = GMII_PHY_PGSEL_PAGE0;
781 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
782 GMII_PHY_PAGE_SELECT, 2, &tmp16);
783}
784
785static void ax88179_enable_eee(struct usbnet *dev)
786{
787 u16 tmp16;
788
789 tmp16 = GMII_PHY_PGSEL_PAGE3;
790 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
791 GMII_PHY_PAGE_SELECT, 2, &tmp16);
792
793 tmp16 = 0x3247;
794 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
795 MII_PHYADDR, 2, &tmp16);
796
797 tmp16 = GMII_PHY_PGSEL_PAGE5;
798 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
799 GMII_PHY_PAGE_SELECT, 2, &tmp16);
800
801 tmp16 = 0x0680;
802 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
803 MII_BMSR, 2, &tmp16);
804
805 tmp16 = GMII_PHY_PGSEL_PAGE0;
806 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
807 GMII_PHY_PAGE_SELECT, 2, &tmp16);
808}
809
810static int ax88179_get_eee(struct net_device *net, struct ethtool_eee *edata)
811{
812 struct usbnet *dev = netdev_priv(net);
2bcbd3d8 813 struct ax88179_data *priv = dev->driver_priv;
e98d69ba
FX		 814
815 edata->eee_enabled = priv->eee_enabled;
816 edata->eee_active = priv->eee_active;
817
818 return ax88179_ethtool_get_eee(dev, edata);
819}
820
821static int ax88179_set_eee(struct net_device *net, struct ethtool_eee *edata)
822{
823 struct usbnet *dev = netdev_priv(net);
2bcbd3d8 824 struct ax88179_data *priv = dev->driver_priv;
d728e640 825 int ret;
e98d69ba
FX		 826
827 priv->eee_enabled = edata->eee_enabled;
828 if (!priv->eee_enabled) {
829 ax88179_disable_eee(dev);
830 } else {
831 priv->eee_enabled = ax88179_chk_eee(dev);
832 if (!priv->eee_enabled)
833 return -EOPNOTSUPP;
834
835 ax88179_enable_eee(dev);
836 }
837
838 ret = ax88179_ethtool_set_eee(dev, edata);
839 if (ret)
840 return ret;
841
842 mii_nway_restart(&dev->mii);
843
844 usbnet_link_change(dev, 0, 0);
845
846 return ret;
847}
e2ca90c2
FX		 848
849static int ax88179_ioctl(struct net_device *net, struct ifreq *rq, int cmd)
850{
851 struct usbnet *dev = netdev_priv(net);
852 return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
853}
854
855static const struct ethtool_ops ax88179_ethtool_ops = {
856 .get_link = ethtool_op_get_link,
857 .get_msglevel = usbnet_get_msglevel,
858 .set_msglevel = usbnet_set_msglevel,
859 .get_wol = ax88179_get_wol,
860 .set_wol = ax88179_set_wol,
861 .get_eeprom_len = ax88179_get_eeprom_len,
862 .get_eeprom = ax88179_get_eeprom,
78734404 863 .set_eeprom = ax88179_set_eeprom,
e98d69ba
FX		 864 .get_eee = ax88179_get_eee,
865 .set_eee = ax88179_set_eee,
e2ca90c2 866 .nway_reset = usbnet_nway_reset,
3c9b803b
PR		 867 .get_link_ksettings = ax88179_get_link_ksettings,
868 .set_link_ksettings = ax88179_set_link_ksettings,
dc83ef22 869 .get_ts_info = ethtool_op_get_ts_info,
e2ca90c2
FX		 870};
871
872static void ax88179_set_multicast(struct net_device *net)
873{
874 struct usbnet *dev = netdev_priv(net);
2bcbd3d8
JC		 875 struct ax88179_data *data = dev->driver_priv;
876 u8 *m_filter = ((u8 *)dev->data);
e2ca90c2
FX		 877
878 data->rxctl = (AX_RX_CTL_START | AX_RX_CTL_AB | AX_RX_CTL_IPE);
879
880 if (net->flags & IFF_PROMISC) {
881 data->rxctl |= AX_RX_CTL_PRO;
882 } else if (net->flags & IFF_ALLMULTI ||
883 netdev_mc_count(net) > AX_MAX_MCAST) {
884 data->rxctl |= AX_RX_CTL_AMALL;
885 } else if (netdev_mc_empty(net)) {
886 /* just broadcast and directed */
887 } else {
2bcbd3d8 888 /* We use dev->data for our 8 byte filter buffer
e2ca90c2
FX		 889 * to avoid allocating memory that is tricky to free later
890 */
891 u32 crc_bits;
892 struct netdev_hw_addr *ha;
893
894 memset(m_filter, 0, AX_MCAST_FLTSIZE);
895
896 netdev_for_each_mc_addr(ha, net) {
897 crc_bits = ether_crc(ETH_ALEN, ha->addr) >> 26;
898 *(m_filter + (crc_bits >> 3)) |= (1 << (crc_bits & 7));
899 }
900
901 ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_MULFLTARY,
902 AX_MCAST_FLTSIZE, AX_MCAST_FLTSIZE,
903 m_filter);
904
905 data->rxctl |= AX_RX_CTL_AM;
906 }
907
908 ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_RX_CTL,
909 2, 2, &data->rxctl);
910}
911
912static int
913ax88179_set_features(struct net_device *net, netdev_features_t features)
914{
915 u8 tmp;
916 struct usbnet *dev = netdev_priv(net);
917 netdev_features_t changed = net->features ^ features;
918
919 if (changed & NETIF_F_IP_CSUM) {
920 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
921 tmp ^= AX_TXCOE_TCP | AX_TXCOE_UDP;
922 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
923 }
924
925 if (changed & NETIF_F_IPV6_CSUM) {
926 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
927 tmp ^= AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
928 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
929 }
930
931 if (changed & NETIF_F_RXCSUM) {
932 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
933 tmp ^= AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
934 AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
935 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
936 }
937
938 return 0;
939}
940
941static int ax88179_change_mtu(struct net_device *net, int new_mtu)
942{
943 struct usbnet *dev = netdev_priv(net);
944 u16 tmp16;
945
e2ca90c2
FX		 946 net->mtu = new_mtu;
947 dev->hard_mtu = net->mtu + net->hard_header_len;
948
949 if (net->mtu > 1500) {
950 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
951 2, 2, &tmp16);
952 tmp16 |= AX_MEDIUM_JUMBO_EN;
953 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
954 2, 2, &tmp16);
955 } else {
956 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
957 2, 2, &tmp16);
958 tmp16 &= ~AX_MEDIUM_JUMBO_EN;
959 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
960 2, 2, &tmp16);
961 }
962
a88c32ae
ML		 963 /* max qlen depend on hard_mtu and rx_urb_size */
964 usbnet_update_max_qlen(dev);
965
e2ca90c2
FX		 966 return 0;
967}
968
969static int ax88179_set_mac_addr(struct net_device *net, void *p)
970{
971 struct usbnet *dev = netdev_priv(net);
972 struct sockaddr *addr = p;
95ff8868 973 int ret;
e2ca90c2
FX		 974
975 if (netif_running(net))
976 return -EBUSY;
977 if (!is_valid_ether_addr(addr->sa_data))
978 return -EADDRNOTAVAIL;
979
16813717 980 eth_hw_addr_set(net, addr->sa_data);
e2ca90c2
FX		 981
982 /* Set the MAC address */
95ff8868 983 ret = ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
e2ca90c2 984 ETH_ALEN, net->dev_addr);
95ff8868
IM		 985 if (ret < 0)
986 return ret;
987
988 return 0;
e2ca90c2
FX		 989}
990
991static const struct net_device_ops ax88179_netdev_ops = {
992 .ndo_open = usbnet_open,
993 .ndo_stop = usbnet_stop,
994 .ndo_start_xmit = usbnet_start_xmit,
995 .ndo_tx_timeout = usbnet_tx_timeout,
323955a0 996 .ndo_get_stats64 = dev_get_tstats64,
e2ca90c2
FX		 997 .ndo_change_mtu = ax88179_change_mtu,
998 .ndo_set_mac_address = ax88179_set_mac_addr,
999 .ndo_validate_addr = eth_validate_addr,
a7605370 1000 .ndo_eth_ioctl = ax88179_ioctl,
e2ca90c2
FX		 1001 .ndo_set_rx_mode = ax88179_set_multicast,
1002 .ndo_set_features = ax88179_set_features,
1003};
1004
1005static int ax88179_check_eeprom(struct usbnet *dev)
1006{
1007 u8 i, buf, eeprom[20];
1008 u16 csum, delay = HZ / 10;
1009 unsigned long jtimeout;
1010
1011 /* Read EEPROM content */
1012 for (i = 0; i < 6; i++) {
1013 buf = i;
1014 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1015 1, 1, &buf) < 0)
1016 return -EINVAL;
1017
1018 buf = EEP_RD;
1019 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1020 1, 1, &buf) < 0)
1021 return -EINVAL;
1022
1023 jtimeout = jiffies + delay;
1024 do {
1025 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1026 1, 1, &buf);
1027
1028 if (time_after(jiffies, jtimeout))
1029 return -EINVAL;
1030
1031 } while (buf & EEP_BUSY);
1032
1033 __ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
843f9205 1034 2, 2, &eeprom[i * 2]);
e2ca90c2
FX		 1035
1036 if ((i == 0) && (eeprom[0] == 0xFF))
1037 return -EINVAL;
1038 }
1039
1040 csum = eeprom[6] + eeprom[7] + eeprom[8] + eeprom[9];
1041 csum = (csum >> 8) + (csum & 0xff);
1042 if ((csum + eeprom[10]) != 0xff)
1043 return -EINVAL;
1044
1045 return 0;
1046}
1047
1048static int ax88179_check_efuse(struct usbnet *dev, u16 *ledmode)
1049{
1050 u8 i;
1051 u8 efuse[64];
1052 u16 csum = 0;
1053
1054 if (ax88179_read_cmd(dev, AX_ACCESS_EFUS, 0, 64, 64, efuse) < 0)
1055 return -EINVAL;
1056
1057 if (*efuse == 0xFF)
1058 return -EINVAL;
1059
1060 for (i = 0; i < 64; i++)
1061 csum = csum + efuse[i];
1062
1063 while (csum > 255)
1064 csum = (csum & 0x00FF) + ((csum >> 8) & 0x00FF);
1065
1066 if (csum != 0xFF)
1067 return -EINVAL;
1068
1069 *ledmode = (efuse[51] << 8) | efuse[52];
1070
1071 return 0;
1072}
1073
1074static int ax88179_convert_old_led(struct usbnet *dev, u16 *ledvalue)
1075{
1076 u16 led;
1077
1078 /* Loaded the old eFuse LED Mode */
1079 if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x3C, 1, 2, &led) < 0)
1080 return -EINVAL;
1081
1082 led >>= 8;
1083 switch (led) {
1084 case 0xFF:
1085 led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1086 LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1087 LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1088 break;
1089 case 0xFE:
1090 led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 | LED_VALID;
1091 break;
1092 case 0xFD:
1093 led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 |
1094 LED2_LINK_10 | LED_VALID;
1095 break;
1096 case 0xFC:
1097 led = LED0_ACTIVE | LED1_ACTIVE | LED1_LINK_1000 | LED2_ACTIVE |
1098 LED2_LINK_100 | LED2_LINK_10 | LED_VALID;
1099 break;
1100 default:
1101 led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1102 LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1103 LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1104 break;
1105 }
1106
1107 *ledvalue = led;
1108
1109 return 0;
1110}
1111
1112static int ax88179_led_setting(struct usbnet *dev)
1113{
1114 u8 ledfd, value = 0;
1115 u16 tmp, ledact, ledlink, ledvalue = 0, delay = HZ / 10;
1116 unsigned long jtimeout;
1117
1118 /* Check AX88179 version. UA1 or UA2*/
1119 ax88179_read_cmd(dev, AX_ACCESS_MAC, GENERAL_STATUS, 1, 1, &value);
1120
1121 if (!(value & AX_SECLD)) { /* UA1 */
1122 value = AX_GPIO_CTRL_GPIO3EN | AX_GPIO_CTRL_GPIO2EN |
1123 AX_GPIO_CTRL_GPIO1EN;
1124 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_GPIO_CTRL,
1125 1, 1, &value) < 0)
1126 return -EINVAL;
1127 }
1128
1129 /* Check EEPROM */
1130 if (!ax88179_check_eeprom(dev)) {
1131 value = 0x42;
1132 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1133 1, 1, &value) < 0)
1134 return -EINVAL;
1135
1136 value = EEP_RD;
1137 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1138 1, 1, &value) < 0)
1139 return -EINVAL;
1140
1141 jtimeout = jiffies + delay;
1142 do {
1143 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1144 1, 1, &value);
1145
1146 if (time_after(jiffies, jtimeout))
1147 return -EINVAL;
1148
1149 } while (value & EEP_BUSY);
1150
1151 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_HIGH,
1152 1, 1, &value);
1153 ledvalue = (value << 8);
1154
1155 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1156 1, 1, &value);
1157 ledvalue |= value;
1158
1159 /* load internal ROM for defaule setting */
1160 if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1161 ax88179_convert_old_led(dev, &ledvalue);
1162
1163 } else if (!ax88179_check_efuse(dev, &ledvalue)) {
1164 if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1165 ax88179_convert_old_led(dev, &ledvalue);
1166 } else {
1167 ax88179_convert_old_led(dev, &ledvalue);
1168 }
1169
1170 tmp = GMII_PHY_PGSEL_EXT;
1171 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1172 GMII_PHY_PAGE_SELECT, 2, &tmp);
1173
1174 tmp = 0x2c;
1175 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1176 GMII_PHYPAGE, 2, &tmp);
1177
1178 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1179 GMII_LED_ACT, 2, &ledact);
1180
1181 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1182 GMII_LED_LINK, 2, &ledlink);
1183
1184 ledact &= GMII_LED_ACTIVE_MASK;
1185 ledlink &= GMII_LED_LINK_MASK;
1186
1187 if (ledvalue & LED0_ACTIVE)
1188 ledact |= GMII_LED0_ACTIVE;
1189
1190 if (ledvalue & LED1_ACTIVE)
1191 ledact |= GMII_LED1_ACTIVE;
1192
1193 if (ledvalue & LED2_ACTIVE)
1194 ledact |= GMII_LED2_ACTIVE;
1195
1196 if (ledvalue & LED0_LINK_10)
1197 ledlink |= GMII_LED0_LINK_10;
1198
1199 if (ledvalue & LED1_LINK_10)
1200 ledlink |= GMII_LED1_LINK_10;
1201
1202 if (ledvalue & LED2_LINK_10)
1203 ledlink |= GMII_LED2_LINK_10;
1204
1205 if (ledvalue & LED0_LINK_100)
1206 ledlink |= GMII_LED0_LINK_100;
1207
1208 if (ledvalue & LED1_LINK_100)
1209 ledlink |= GMII_LED1_LINK_100;
1210
1211 if (ledvalue & LED2_LINK_100)
1212 ledlink |= GMII_LED2_LINK_100;
1213
1214 if (ledvalue & LED0_LINK_1000)
1215 ledlink |= GMII_LED0_LINK_1000;
1216
1217 if (ledvalue & LED1_LINK_1000)
1218 ledlink |= GMII_LED1_LINK_1000;
1219
1220 if (ledvalue & LED2_LINK_1000)
1221 ledlink |= GMII_LED2_LINK_1000;
1222
1223 tmp = ledact;
1224 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1225 GMII_LED_ACT, 2, &tmp);
1226
1227 tmp = ledlink;
1228 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1229 GMII_LED_LINK, 2, &tmp);
1230
1231 tmp = GMII_PHY_PGSEL_PAGE0;
1232 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1233 GMII_PHY_PAGE_SELECT, 2, &tmp);
1234
1235 /* LED full duplex setting */
1236 ledfd = 0;
1237 if (ledvalue & LED0_FD)
1238 ledfd |= 0x01;
1239 else if ((ledvalue & LED0_USB3_MASK) == 0)
1240 ledfd |= 0x02;
1241
1242 if (ledvalue & LED1_FD)
1243 ledfd |= 0x04;
1244 else if ((ledvalue & LED1_USB3_MASK) == 0)
1245 ledfd |= 0x08;
1246
1247 if (ledvalue & LED2_FD)
1248 ledfd |= 0x10;
1249 else if ((ledvalue & LED2_USB3_MASK) == 0)
1250 ledfd |= 0x20;
1251
1252 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_LEDCTRL, 1, 1, &ledfd);
1253
1254 return 0;
1255}
1256
9fb137ae
PF		 1257static void ax88179_get_mac_addr(struct usbnet *dev)
1258{
1259 u8 mac[ETH_ALEN];
1260
bd78980b
PP		 1261 memset(mac, 0, sizeof(mac));
1262
9fb137ae
PF		 1263 /* Maybe the boot loader passed the MAC address via device tree */
1264 if (!eth_platform_get_mac_address(&dev->udev->dev, mac)) {
1265 netif_dbg(dev, ifup, dev->net,
1266 "MAC address read from device tree");
1267 } else {
1268 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
1269 ETH_ALEN, mac);
1270 netif_dbg(dev, ifup, dev->net,
1271 "MAC address read from ASIX chip");
1272 }
1273
1274 if (is_valid_ether_addr(mac)) {
16813717 1275 eth_hw_addr_set(dev->net, mac);
9fb137ae
PF		 1276 } else {
1277 netdev_info(dev->net, "invalid MAC address, using random\n");
1278 eth_hw_addr_random(dev->net);
1279 }
1635520a
PF		 1280
1281 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN, ETH_ALEN,
1282 dev->net->dev_addr);
9fb137ae
PF		 1283}
1284
c0725502 1285static int ax88179_bind(struct usbnet *dev, struct usb_interface *intf)
e2ca90c2 1286{
2bcbd3d8 1287 struct ax88179_data *ax179_data;
e2ca90c2 1288
c0725502
DM		 1289 usbnet_get_endpoints(dev, intf);
1290
2bcbd3d8
JC		 1291 ax179_data = kzalloc(sizeof(*ax179_data), GFP_KERNEL);
1292 if (!ax179_data)
1293 return -ENOMEM;
1294
1295 dev->driver_priv = ax179_data;
e2ca90c2 1296
c0725502
DM		 1297 dev->net->netdev_ops = &ax88179_netdev_ops;
1298 dev->net->ethtool_ops = &ax88179_ethtool_ops;
1299 dev->net->needed_headroom = 8;
1300 dev->net->max_mtu = 4088;
1301
1302 /* Initialize MII structure */
1303 dev->mii.dev = dev->net;
1304 dev->mii.mdio_read = ax88179_mdio_read;
1305 dev->mii.mdio_write = ax88179_mdio_write;
1306 dev->mii.phy_id_mask = 0xff;
1307 dev->mii.reg_num_mask = 0xff;
1308 dev->mii.phy_id = 0x03;
1309 dev->mii.supports_gmii = 1;
e2ca90c2 1310
16b1c4e0
JC		 1311 dev->net->features |= NETIF_F_SG | NETIF_F_IP_CSUM |
1312 NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM | NETIF_F_TSO;
e2ca90c2 1313
16b1c4e0
JC		 1314 dev->net->hw_features |= dev->net->features;
1315
ee8b7a11 1316 netif_set_tso_max_size(dev->net, 16384);
e2ca90c2 1317
9718f9ce 1318 ax88179_reset(dev);
e2ca90c2
FX		 1319
1320 return 0;
1321}
1322
1323static void ax88179_unbind(struct usbnet *dev, struct usb_interface *intf)
1324{
2bcbd3d8 1325 struct ax88179_data *ax179_data = dev->driver_priv;
e2ca90c2
FX		 1326 u16 tmp16;
1327
1328 /* Configure RX control register => stop operation */
1329 tmp16 = AX_RX_CTL_STOP;
1330 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
1331
1332 tmp16 = 0;
1333 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp16);
1334
1335 /* Power down ethernet PHY */
1336 tmp16 = 0;
1337 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
2bcbd3d8
JC		 1338
1339 kfree(ax179_data);
e2ca90c2
FX		 1340}
1341
1342static void
1343ax88179_rx_checksum(struct sk_buff *skb, u32 *pkt_hdr)
1344{
1345 skb->ip_summed = CHECKSUM_NONE;
1346
1347 /* checksum error bit is set */
1348 if ((*pkt_hdr & AX_RXHDR_L3CSUM_ERR) ||
1349 (*pkt_hdr & AX_RXHDR_L4CSUM_ERR))
1350 return;
1351
1352 /* It must be a TCP or UDP packet with a valid checksum */
1353 if (((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_TCP) ||
1354 ((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_UDP))
1355 skb->ip_summed = CHECKSUM_UNNECESSARY;
1356}
1357
1358static int ax88179_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
1359{
1360 struct sk_buff *ax_skb;
1361 int pkt_cnt;
1362 u32 rx_hdr;
1363 u16 hdr_off;
1364 u32 *pkt_hdr;
1365
57bc3d3a
JH		 1366 /* At the end of the SKB, there's a header telling us how many packets
1367 * are bundled into this buffer and where we can find an array of
1368 * per-packet metadata (which contains elements encoded into u16).
1369 */
f8ebb3ac
JA		 1370
1371 /* SKB contents for current firmware:
1372 * <packet 1> <padding>
1373 * ...
1374 * <packet N> <padding>
1375 * <per-packet metadata entry 1> <dummy header>
1376 * ...
1377 * <per-packet metadata entry N> <dummy header>
1378 * <padding2> <rx_hdr>
1379 *
1380 * where:
1381 * <packet N> contains pkt_len bytes:
1382 * 2 bytes of IP alignment pseudo header
1383 * packet received
1384 * <per-packet metadata entry N> contains 4 bytes:
1385 * pkt_len and fields AX_RXHDR_*
1386 * <padding> 0-7 bytes to terminate at
1387 * 8 bytes boundary (64-bit).
1388 * <padding2> 4 bytes to make rx_hdr terminate at
1389 * 8 bytes boundary (64-bit)
1390 * <dummy-header> contains 4 bytes:
1391 * pkt_len=0 and AX_RXHDR_DROP_ERR
1392 * <rx-hdr> contains 4 bytes:
1393 * pkt_cnt and hdr_off (offset of
1394 * <per-packet metadata entry 1>)
1395 *
1396 * pkt_cnt is number of entrys in the per-packet metadata.
1397 * In current firmware there is 2 entrys per packet.
1398 * The first points to the packet and the
1399 * second is a dummy header.
1400 * This was done probably to align fields in 64-bit and
1401 * maintain compatibility with old firmware.
1402 * This code assumes that <dummy header> and <padding2> are
1403 * optional.
1404 */
1405
57bc3d3a 1406 if (skb->len < 4)
eb85569f 1407 return 0;
e2ca90c2 1408 skb_trim(skb, skb->len - 4);
d1854d50 1409 rx_hdr = get_unaligned_le32(skb_tail_pointer(skb));
e2ca90c2
FX		 1410 pkt_cnt = (u16)rx_hdr;
1411 hdr_off = (u16)(rx_hdr >> 16);
57bc3d3a
JH		 1412
1413 if (pkt_cnt == 0)
1414 return 0;
1415
1416 /* Make sure that the bounds of the metadata array are inside the SKB
1417 * (and in front of the counter at the end).
1418 */
f8ebb3ac 1419 if (pkt_cnt * 4 + hdr_off > skb->len)
57bc3d3a 1420 return 0;
e2ca90c2
FX		 1421 pkt_hdr = (u32 *)(skb->data + hdr_off);
1422
57bc3d3a
JH		 1423 /* Packets must not overlap the metadata array */
1424 skb_trim(skb, hdr_off);
1425
f8ebb3ac
JA		 1426 for (; pkt_cnt > 0; pkt_cnt--, pkt_hdr++) {
1427 u16 pkt_len_plus_padd;
e2ca90c2
FX		 1428 u16 pkt_len;
1429
1430 le32_to_cpus(pkt_hdr);
1431 pkt_len = (*pkt_hdr >> 16) & 0x1fff;
f8ebb3ac 1432 pkt_len_plus_padd = (pkt_len + 7) & 0xfff8;
e2ca90c2 1433
f8ebb3ac
JA		 1434 /* Skip dummy header used for alignment
1435 */
1436 if (pkt_len == 0)
1437 continue;
1438
1439 if (pkt_len_plus_padd > skb->len)
57bc3d3a 1440 return 0;
e2ca90c2 1441
57bc3d3a 1442 /* Check CRC or runt packet */
f8ebb3ac
JA		 1443 if ((*pkt_hdr & (AX_RXHDR_CRC_ERR | AX_RXHDR_DROP_ERR)) ||
1444 pkt_len < 2 + ETH_HLEN) {
1445 dev->net->stats.rx_errors++;
1446 skb_pull(skb, pkt_len_plus_padd);
1447 continue;
1448 }
57bc3d3a 1449
f8ebb3ac
JA		 1450 /* last packet */
1451 if (pkt_len_plus_padd == skb->len) {
1452 skb_trim(skb, pkt_len);
57bc3d3a 1453
f8ebb3ac
JA		 1454 /* Skip IP alignment pseudo header */
1455 skb_pull(skb, 2);
1456
1457 skb->truesize = SKB_TRUESIZE(pkt_len_plus_padd);
1458 ax88179_rx_checksum(skb, pkt_hdr);
1459 return 1;
e2ca90c2
FX		 1460 }
1461
f8ebb3ac
JA		 1462 ax_skb = skb_clone(skb, GFP_ATOMIC);
1463 if (!ax_skb)
57bc3d3a 1464 return 0;
f8ebb3ac
JA		 1465 skb_trim(ax_skb, pkt_len);
1466
1467 /* Skip IP alignment pseudo header */
1468 skb_pull(ax_skb, 2);
1469
1470 skb->truesize = pkt_len_plus_padd +
1471 SKB_DATA_ALIGN(sizeof(struct sk_buff));
1472 ax88179_rx_checksum(ax_skb, pkt_hdr);
1473 usbnet_skb_return(dev, ax_skb);
1474
1475 skb_pull(skb, pkt_len_plus_padd);
e2ca90c2 1476 }
f8ebb3ac
JA		 1477
1478 return 0;
e2ca90c2
FX		 1479}
1480
1481static struct sk_buff *
1482ax88179_tx_fixup(struct usbnet *dev, struct sk_buff *skb, gfp_t flags)
1483{
1484 u32 tx_hdr1, tx_hdr2;
1485 int frame_size = dev->maxpacket;
e2ca90c2 1486 int headroom;
7e24b4ed 1487 void *ptr;
e2ca90c2
FX		 1488
1489 tx_hdr1 = skb->len;
16b1c4e0 1490 tx_hdr2 = skb_shinfo(skb)->gso_size; /* Set TSO mss */
e2ca90c2
FX		 1491 if (((skb->len + 8) % frame_size) == 0)
1492 tx_hdr2 |= 0x80008000; /* Enable padding */
1493
f2707015 1494 headroom = skb_headroom(skb) - 8;
e2ca90c2 1495
16b1c4e0
JC		 1496 if ((dev->net->features & NETIF_F_SG) && skb_linearize(skb))
1497 return NULL;
1498
f2707015
ED		 1499 if ((skb_header_cloned(skb) || headroom < 0) &&
1500 pskb_expand_head(skb, headroom < 0 ? 8 : 0, 0, GFP_ATOMIC)) {
e2ca90c2 1501 dev_kfree_skb_any(skb);
f2707015 1502 return NULL;
e2ca90c2
FX		 1503 }
1504
7e24b4ed
CY		 1505 ptr = skb_push(skb, 8);
1506 put_unaligned_le32(tx_hdr1, ptr);
1507 put_unaligned_le32(tx_hdr2, ptr + 4);
e2ca90c2 1508
16b1c4e0
JC		 1509 usbnet_set_skb_tx_stats(skb, (skb_shinfo(skb)->gso_segs ?: 1), 0);
1510
e2ca90c2
FX		 1511 return skb;
1512}
1513
1514static int ax88179_link_reset(struct usbnet *dev)
1515{
2bcbd3d8 1516 struct ax88179_data *ax179_data = dev->driver_priv;
c0725502
DM		 1517 u8 tmp[5], link_sts;
1518 u16 mode, tmp16, delay = HZ / 10;
1519 u32 tmp32 = 0x40000000;
1520 unsigned long jtimeout;
1521
1522 jtimeout = jiffies + delay;
1523 while (tmp32 & 0x40000000) {
1524 mode = 0;
1525 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &mode);
1526 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2,
1527 &ax179_data->rxctl);
1528
1529 /*link up, check the usb device control TX FIFO full or empty*/
1530 ax88179_read_cmd(dev, 0x81, 0x8c, 0, 4, &tmp32);
1531
1532 if (time_after(jiffies, jtimeout))
1533 return 0;
1534 }
1535
1536 mode = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
1537 AX_MEDIUM_RXFLOW_CTRLEN;
1538
1539 ax88179_read_cmd(dev, AX_ACCESS_MAC, PHYSICAL_LINK_STATUS,
1540 1, 1, &link_sts);
1541
1542 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1543 GMII_PHY_PHYSR, 2, &tmp16);
1544
1545 if (!(tmp16 & GMII_PHY_PHYSR_LINK)) {
1546 return 0;
1547 } else if (GMII_PHY_PHYSR_GIGA == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1548 mode |= AX_MEDIUM_GIGAMODE | AX_MEDIUM_EN_125MHZ;
1549 if (dev->net->mtu > 1500)
1550 mode |= AX_MEDIUM_JUMBO_EN;
1551
1552 if (link_sts & AX_USB_SS)
1553 memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1554 else if (link_sts & AX_USB_HS)
1555 memcpy(tmp, &AX88179_BULKIN_SIZE[1], 5);
1556 else
1557 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1558 } else if (GMII_PHY_PHYSR_100 == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1559 mode |= AX_MEDIUM_PS;
1560
1561 if (link_sts & (AX_USB_SS | AX_USB_HS))
1562 memcpy(tmp, &AX88179_BULKIN_SIZE[2], 5);
1563 else
1564 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1565 } else {
1566 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1567 }
1568
1569 /* RX bulk configuration */
1570 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1571
1572 dev->rx_urb_size = (1024 * (tmp[3] + 2));
1573
1574 if (tmp16 & GMII_PHY_PHYSR_FULL)
1575 mode |= AX_MEDIUM_FULL_DUPLEX;
1576 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1577 2, 2, &mode);
1578
1579 ax179_data->eee_enabled = ax88179_chk_eee(dev);
1580
1581 netif_carrier_on(dev->net);
1582
1583 return 0;
e2ca90c2
FX		 1584}
1585
1586static int ax88179_reset(struct usbnet *dev)
1587{
1588 u8 buf[5];
1589 u16 *tmp16;
1590 u8 *tmp;
2bcbd3d8 1591 struct ax88179_data *ax179_data = dev->driver_priv;
e98d69ba 1592 struct ethtool_eee eee_data;
e2ca90c2
FX		 1593
1594 tmp16 = (u16 *)buf;
1595 tmp = (u8 *)buf;
1596
1597 /* Power up ethernet PHY */
1598 *tmp16 = 0;
1599 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1600
1601 *tmp16 = AX_PHYPWR_RSTCTL_IPRL;
1602 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
0739af07 1603 msleep(500);
e2ca90c2
FX		 1604
1605 *tmp = AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
1606 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, tmp);
0739af07 1607 msleep(200);
e2ca90c2
FX		 1608
1609 /* Ethernet PHY Auto Detach*/
843f9205 1610 ax88179_auto_detach(dev);
e2ca90c2 1611
9fb137ae
PF		 1612 /* Read MAC address from DTB or asix chip */
1613 ax88179_get_mac_addr(dev);
9718f9ce 1614 memcpy(dev->net->perm_addr, dev->net->dev_addr, ETH_ALEN);
e2ca90c2
FX		 1615
1616 /* RX bulk configuration */
1617 memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1618 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1619
1620 dev->rx_urb_size = 1024 * 20;
1621
1622 *tmp = 0x34;
1623 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_LOW, 1, 1, tmp);
1624
1625 *tmp = 0x52;
1626 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_HIGH,
1627 1, 1, tmp);
1628
e2ca90c2
FX		 1629 /* Enable checksum offload */
1630 *tmp = AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
1631 AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
1632 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, tmp);
1633
1634 *tmp = AX_TXCOE_IP | AX_TXCOE_TCP | AX_TXCOE_UDP |
1635 AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
1636 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, tmp);
1637
1638 /* Configure RX control register => start operation */
1639 *tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
1640 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
1641 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, tmp16);
1642
1643 *tmp = AX_MONITOR_MODE_PMETYPE | AX_MONITOR_MODE_PMEPOL |
1644 AX_MONITOR_MODE_RWMP;
1645 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD, 1, 1, tmp);
1646
1647 /* Configure default medium type => giga */
1648 *tmp16 = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
4c8e84b2
FX		 1649 AX_MEDIUM_RXFLOW_CTRLEN | AX_MEDIUM_FULL_DUPLEX |
1650 AX_MEDIUM_GIGAMODE;
e2ca90c2
FX		 1651 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1652 2, 2, tmp16);
1653
50505316
JC		 1654 /* Check if WoL is supported */
1655 ax179_data->wol_supported = 0;
1656 if (ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
1657 1, 1, &tmp) > 0)
1658 ax179_data->wol_supported = WAKE_MAGIC | WAKE_PHY;
1659
e2ca90c2
FX		 1660 ax88179_led_setting(dev);
1661
e98d69ba
FX		 1662 ax179_data->eee_enabled = 0;
1663 ax179_data->eee_active = 0;
1664
1665 ax88179_disable_eee(dev);
1666
1667 ax88179_ethtool_get_eee(dev, &eee_data);
1668 eee_data.advertised = 0;
1669 ax88179_ethtool_set_eee(dev, &eee_data);
1670
e2ca90c2
FX		 1671 /* Restart autoneg */
1672 mii_nway_restart(&dev->mii);
1673
7a97856e 1674 usbnet_link_change(dev, 0, 0);
e2ca90c2
FX		 1675
1676 return 0;
1677}
1678
1679static int ax88179_stop(struct usbnet *dev)
1680{
1681 u16 tmp16;
1682
1683 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1684 2, 2, &tmp16);
1685 tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
1686 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1687 2, 2, &tmp16);
1688
1689 return 0;
1690}
1691
1692static const struct driver_info ax88179_info = {
803dee95 1693 .description = "ASIX AX88179 USB 3.0 Gigabit Ethernet",
e2ca90c2
FX		 1694 .bind = ax88179_bind,
1695 .unbind = ax88179_unbind,
1696 .status = ax88179_status,
1697 .link_reset = ax88179_link_reset,
1698 .reset = ax88179_reset,
1699 .stop = ax88179_stop,
6fd2c17f 1700 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e2ca90c2
FX		 1701 .rx_fixup = ax88179_rx_fixup,
1702 .tx_fixup = ax88179_tx_fixup,
1703};
1704
1705static const struct driver_info ax88178a_info = {
803dee95 1706 .description = "ASIX AX88178A USB 2.0 Gigabit Ethernet",
e2ca90c2
FX		 1707 .bind = ax88179_bind,
1708 .unbind = ax88179_unbind,
1709 .status = ax88179_status,
1710 .link_reset = ax88179_link_reset,
1711 .reset = ax88179_reset,
1712 .stop = ax88179_stop,
6fd2c17f 1713 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e2ca90c2
FX		 1714 .rx_fixup = ax88179_rx_fixup,
1715 .tx_fixup = ax88179_tx_fixup,
1716};
1717
8da3cf2a
AC		 1718static const struct driver_info cypress_GX3_info = {
1719 .description = "Cypress GX3 SuperSpeed to Gigabit Ethernet Controller",
1720 .bind = ax88179_bind,
1721 .unbind = ax88179_unbind,
1722 .status = ax88179_status,
1723 .link_reset = ax88179_link_reset,
1724 .reset = ax88179_reset,
1725 .stop = ax88179_stop,
6fd2c17f 1726 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
8da3cf2a
AC		 1727 .rx_fixup = ax88179_rx_fixup,
1728 .tx_fixup = ax88179_tx_fixup,
1729};
1730
635d61a3
GD		 1731static const struct driver_info dlink_dub1312_info = {
1732 .description = "D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter",
1733 .bind = ax88179_bind,
1734 .unbind = ax88179_unbind,
1735 .status = ax88179_status,
1736 .link_reset = ax88179_link_reset,
1737 .reset = ax88179_reset,
1738 .stop = ax88179_stop,
6fd2c17f 1739 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
635d61a3
GD		 1740 .rx_fixup = ax88179_rx_fixup,
1741 .tx_fixup = ax88179_tx_fixup,
1742};
1743
e2ca90c2
FX		 1744static const struct driver_info sitecom_info = {
1745 .description = "Sitecom USB 3.0 to Gigabit Adapter",
1746 .bind = ax88179_bind,
1747 .unbind = ax88179_unbind,
1748 .status = ax88179_status,
1749 .link_reset = ax88179_link_reset,
1750 .reset = ax88179_reset,
1751 .stop = ax88179_stop,
6fd2c17f 1752 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e2ca90c2
FX		 1753 .rx_fixup = ax88179_rx_fixup,
1754 .tx_fixup = ax88179_tx_fixup,
1755};
1756
f11a5bc1
FX		 1757static const struct driver_info samsung_info = {
1758 .description = "Samsung USB Ethernet Adapter",
1759 .bind = ax88179_bind,
1760 .unbind = ax88179_unbind,
1761 .status = ax88179_status,
1762 .link_reset = ax88179_link_reset,
1763 .reset = ax88179_reset,
1764 .stop = ax88179_stop,
6fd2c17f 1765 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
f11a5bc1
FX		 1766 .rx_fixup = ax88179_rx_fixup,
1767 .tx_fixup = ax88179_tx_fixup,
1768};
1769
e5fe0cd4
FX		 1770static const struct driver_info lenovo_info = {
1771 .description = "Lenovo OneLinkDock Gigabit LAN",
1772 .bind = ax88179_bind,
1773 .unbind = ax88179_unbind,
1774 .status = ax88179_status,
1775 .link_reset = ax88179_link_reset,
1776 .reset = ax88179_reset,
1777 .stop = ax88179_stop,
6fd2c17f 1778 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e5fe0cd4
FX		 1779 .rx_fixup = ax88179_rx_fixup,
1780 .tx_fixup = ax88179_tx_fixup,
1781};
1782
e20bd60b
AD		 1783static const struct driver_info belkin_info = {
1784 .description = "Belkin USB Ethernet Adapter",
1785 .bind = ax88179_bind,
1786 .unbind = ax88179_unbind,
1787 .status = ax88179_status,
1788 .link_reset = ax88179_link_reset,
1789 .reset = ax88179_reset,
9666ea66 1790 .stop = ax88179_stop,
6fd2c17f 1791 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e20bd60b
AD		 1792 .rx_fixup = ax88179_rx_fixup,
1793 .tx_fixup = ax88179_tx_fixup,
1794};
1795
e42d72fe
WG		 1796static const struct driver_info toshiba_info = {
1797 .description = "Toshiba USB Ethernet Adapter",
1798 .bind = ax88179_bind,
1799 .unbind = ax88179_unbind,
1800 .status = ax88179_status,
1801 .link_reset = ax88179_link_reset,
1802 .reset = ax88179_reset,
1803 .stop = ax88179_stop,
6fd2c17f 1804 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
e42d72fe
WG		 1805 .rx_fixup = ax88179_rx_fixup,
1806 .tx_fixup = ax88179_tx_fixup,
1807};
1808
c92a7982
WG		 1809static const struct driver_info mct_info = {
1810 .description = "MCT USB 3.0 Gigabit Ethernet Adapter",
1811 .bind = ax88179_bind,
1812 .unbind = ax88179_unbind,
1813 .status = ax88179_status,
1814 .link_reset = ax88179_link_reset,
1815 .reset = ax88179_reset,
1816 .stop = ax88179_stop,
6fd2c17f 1817 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
c92a7982
WG		 1818 .rx_fixup = ax88179_rx_fixup,
1819 .tx_fixup = ax88179_tx_fixup,
1820};
1821
9fe087dd
GJ		 1822static const struct driver_info at_umc2000_info = {
1823 .description = "AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1824 .bind = ax88179_bind,
1825 .unbind = ax88179_unbind,
1826 .status = ax88179_status,
1827 .link_reset = ax88179_link_reset,
1828 .reset = ax88179_reset,
1829 .stop = ax88179_stop,
6fd2c17f 1830 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
9fe087dd
GJ		 1831 .rx_fixup = ax88179_rx_fixup,
1832 .tx_fixup = ax88179_tx_fixup,
1833};
1834
1835static const struct driver_info at_umc200_info = {
1836 .description = "AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter",
1837 .bind = ax88179_bind,
1838 .unbind = ax88179_unbind,
1839 .status = ax88179_status,
1840 .link_reset = ax88179_link_reset,
1841 .reset = ax88179_reset,
1842 .stop = ax88179_stop,
6fd2c17f 1843 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
9fe087dd
GJ		 1844 .rx_fixup = ax88179_rx_fixup,
1845 .tx_fixup = ax88179_tx_fixup,
1846};
1847
1848static const struct driver_info at_umc2000sp_info = {
1849 .description = "AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter",
1850 .bind = ax88179_bind,
1851 .unbind = ax88179_unbind,
1852 .status = ax88179_status,
1853 .link_reset = ax88179_link_reset,
1854 .reset = ax88179_reset,
1855 .stop = ax88179_stop,
6fd2c17f 1856 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
9fe087dd
GJ		 1857 .rx_fixup = ax88179_rx_fixup,
1858 .tx_fixup = ax88179_tx_fixup,
1859};
1860
e2ca90c2
FX		 1861static const struct usb_device_id products[] = {
1862{
1863 /* ASIX AX88179 10/100/1000 */
c67cc431 1864 USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x1790, 0xff, 0xff, 0),
e2ca90c2
FX		 1865 .driver_info = (unsigned long)&ax88179_info,
1866}, {
1867 /* ASIX AX88178A 10/100/1000 */
c67cc431 1868 USB_DEVICE_AND_INTERFACE_INFO(0x0b95, 0x178a, 0xff, 0xff, 0),
e2ca90c2 1869 .driver_info = (unsigned long)&ax88178a_info,
8da3cf2a
AC		 1870}, {
1871 /* Cypress GX3 SuperSpeed to Gigabit Ethernet Bridge Controller */
c67cc431 1872 USB_DEVICE_AND_INTERFACE_INFO(0x04b4, 0x3610, 0xff, 0xff, 0),
8da3cf2a 1873 .driver_info = (unsigned long)&cypress_GX3_info,
635d61a3
GD		 1874}, {
1875 /* D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter */
c67cc431 1876 USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x4a00, 0xff, 0xff, 0),
635d61a3 1877 .driver_info = (unsigned long)&dlink_dub1312_info,
e2ca90c2
FX		 1878}, {
1879 /* Sitecom USB 3.0 to Gigabit Adapter */
c67cc431 1880 USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0072, 0xff, 0xff, 0),
f11a5bc1
FX		 1881 .driver_info = (unsigned long)&sitecom_info,
1882}, {
1883 /* Samsung USB Ethernet Adapter */
c67cc431 1884 USB_DEVICE_AND_INTERFACE_INFO(0x04e8, 0xa100, 0xff, 0xff, 0),
f11a5bc1 1885 .driver_info = (unsigned long)&samsung_info,
e5fe0cd4
FX		 1886}, {
1887 /* Lenovo OneLinkDock Gigabit LAN */
c67cc431 1888 USB_DEVICE_AND_INTERFACE_INFO(0x17ef, 0x304b, 0xff, 0xff, 0),
e5fe0cd4 1889 .driver_info = (unsigned long)&lenovo_info,
e20bd60b
AD		 1890}, {
1891 /* Belkin B2B128 USB 3.0 Hub + Gigabit Ethernet Adapter */
c67cc431 1892 USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x0128, 0xff, 0xff, 0),
e20bd60b 1893 .driver_info = (unsigned long)&belkin_info,
e42d72fe
WG		 1894}, {
1895 /* Toshiba USB 3.0 GBit Ethernet Adapter */
c67cc431 1896 USB_DEVICE_AND_INTERFACE_INFO(0x0930, 0x0a13, 0xff, 0xff, 0),
e42d72fe 1897 .driver_info = (unsigned long)&toshiba_info,
c92a7982
WG		 1898}, {
1899 /* Magic Control Technology U3-A9003 USB 3.0 Gigabit Ethernet Adapter */
c67cc431 1900 USB_DEVICE_AND_INTERFACE_INFO(0x0711, 0x0179, 0xff, 0xff, 0),
c92a7982 1901 .driver_info = (unsigned long)&mct_info,
9fe087dd
GJ		 1902}, {
1903 /* Allied Telesis AT-UMC2000 USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
c67cc431 1904 USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000e, 0xff, 0xff, 0),
9fe087dd
GJ		 1905 .driver_info = (unsigned long)&at_umc2000_info,
1906}, {
1907 /* Allied Telesis AT-UMC200 USB 3.0/USB 3.1 Gen 1 to Fast Ethernet Adapter */
c67cc431 1908 USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x000f, 0xff, 0xff, 0),
9fe087dd
GJ		 1909 .driver_info = (unsigned long)&at_umc200_info,
1910}, {
1911 /* Allied Telesis AT-UMC2000/SP USB 3.0/USB 3.1 Gen 1 to Gigabit Ethernet Adapter */
c67cc431 1912 USB_DEVICE_AND_INTERFACE_INFO(0x07c9, 0x0010, 0xff, 0xff, 0),
9fe087dd 1913 .driver_info = (unsigned long)&at_umc2000sp_info,
e2ca90c2
FX		 1914},
1915 { },
1916};
1917MODULE_DEVICE_TABLE(usb, products);
1918
1919static struct usb_driver ax88179_178a_driver = {
1920 .name = "ax88179_178a",
1921 .id_table = products,
1922 .probe = usbnet_probe,
1923 .suspend = ax88179_suspend,
1924 .resume = ax88179_resume,
b8553b89 1925 .reset_resume = ax88179_resume,
aef05e34 1926 .disconnect = ax88179_disconnect,
e2ca90c2
FX		 1927 .supports_autosuspend = 1,
1928 .disable_hub_initiated_lpm = 1,
1929};
1930
1931module_usb_driver(ax88179_178a_driver);
1932
1933MODULE_DESCRIPTION("ASIX AX88179/178A based USB 3.0/2.0 Gigabit Ethernet Devices");
1934MODULE_LICENSE("GPL");
Mirror https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git