]> git.ipfire.org Git - thirdparty/kernel/linux.git/blame - drivers/net/usb/r8152.c
r8152: move enabling PHY
[thirdparty/kernel/linux.git] / drivers / net / usb / r8152.c
CommitLineData
ac718b69 1/*
c7de7dec 2 * Copyright (c) 2014 Realtek Semiconductor Corp. All rights reserved.
ac718b69 3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * version 2 as published by the Free Software Foundation.
7 *
8 */
9
ac718b69 10#include <linux/signal.h>
11#include <linux/slab.h>
12#include <linux/module.h>
ac718b69 13#include <linux/netdevice.h>
14#include <linux/etherdevice.h>
15#include <linux/mii.h>
16#include <linux/ethtool.h>
17#include <linux/usb.h>
18#include <linux/crc32.h>
19#include <linux/if_vlan.h>
20#include <linux/uaccess.h>
ebc2ec48 21#include <linux/list.h>
5bd23881 22#include <linux/ip.h>
23#include <linux/ipv6.h>
6128d1bb 24#include <net/ip6_checksum.h>
4c4a6b1b 25#include <uapi/linux/mdio.h>
26#include <linux/mdio.h>
d9a28c5b 27#include <linux/usb/cdc.h>
5ee3c60c 28#include <linux/suspend.h>
34ee32c9 29#include <linux/acpi.h>
ac718b69 30
d0942473 31/* Information for net-next */
32#define NETNEXT_VERSION "08"
33
34/* Information for net */
2609af19 35#define NET_VERSION "5"
d0942473 36
37#define DRIVER_VERSION "v1." NETNEXT_VERSION "." NET_VERSION
ac718b69 38#define DRIVER_AUTHOR "Realtek linux nic maintainers <nic_swsd@realtek.com>"
44d942a9 39#define DRIVER_DESC "Realtek RTL8152/RTL8153 Based USB Ethernet Adapters"
ac718b69 40#define MODULENAME "r8152"
41
42#define R8152_PHY_ID 32
43
44#define PLA_IDR 0xc000
45#define PLA_RCR 0xc010
46#define PLA_RMS 0xc016
47#define PLA_RXFIFO_CTRL0 0xc0a0
48#define PLA_RXFIFO_CTRL1 0xc0a4
49#define PLA_RXFIFO_CTRL2 0xc0a8
65bab84c 50#define PLA_DMY_REG0 0xc0b0
ac718b69 51#define PLA_FMC 0xc0b4
52#define PLA_CFG_WOL 0xc0b6
43779f8d 53#define PLA_TEREDO_CFG 0xc0bc
ac718b69 54#define PLA_MAR 0xcd00
43779f8d 55#define PLA_BACKUP 0xd000
ac718b69 56#define PAL_BDC_CR 0xd1a0
43779f8d 57#define PLA_TEREDO_TIMER 0xd2cc
58#define PLA_REALWOW_TIMER 0xd2e8
ac718b69 59#define PLA_LEDSEL 0xdd90
60#define PLA_LED_FEATURE 0xdd92
61#define PLA_PHYAR 0xde00
43779f8d 62#define PLA_BOOT_CTRL 0xe004
ac718b69 63#define PLA_GPHY_INTR_IMR 0xe022
64#define PLA_EEE_CR 0xe040
65#define PLA_EEEP_CR 0xe080
66#define PLA_MAC_PWR_CTRL 0xe0c0
43779f8d 67#define PLA_MAC_PWR_CTRL2 0xe0ca
68#define PLA_MAC_PWR_CTRL3 0xe0cc
69#define PLA_MAC_PWR_CTRL4 0xe0ce
70#define PLA_WDT6_CTRL 0xe428
ac718b69 71#define PLA_TCR0 0xe610
72#define PLA_TCR1 0xe612
69b4b7a4 73#define PLA_MTPS 0xe615
ac718b69 74#define PLA_TXFIFO_CTRL 0xe618
4f1d4d54 75#define PLA_RSTTALLY 0xe800
ac718b69 76#define PLA_CR 0xe813
77#define PLA_CRWECR 0xe81c
21ff2e89 78#define PLA_CONFIG12 0xe81e /* CONFIG1, CONFIG2 */
79#define PLA_CONFIG34 0xe820 /* CONFIG3, CONFIG4 */
ac718b69 80#define PLA_CONFIG5 0xe822
81#define PLA_PHY_PWR 0xe84c
82#define PLA_OOB_CTRL 0xe84f
83#define PLA_CPCR 0xe854
84#define PLA_MISC_0 0xe858
85#define PLA_MISC_1 0xe85a
86#define PLA_OCP_GPHY_BASE 0xe86c
4f1d4d54 87#define PLA_TALLYCNT 0xe890
ac718b69 88#define PLA_SFF_STS_7 0xe8de
89#define PLA_PHYSTATUS 0xe908
90#define PLA_BP_BA 0xfc26
91#define PLA_BP_0 0xfc28
92#define PLA_BP_1 0xfc2a
93#define PLA_BP_2 0xfc2c
94#define PLA_BP_3 0xfc2e
95#define PLA_BP_4 0xfc30
96#define PLA_BP_5 0xfc32
97#define PLA_BP_6 0xfc34
98#define PLA_BP_7 0xfc36
43779f8d 99#define PLA_BP_EN 0xfc38
ac718b69 100
65bab84c 101#define USB_USB2PHY 0xb41e
102#define USB_SSPHYLINK2 0xb428
43779f8d 103#define USB_U2P3_CTRL 0xb460
65bab84c 104#define USB_CSR_DUMMY1 0xb464
105#define USB_CSR_DUMMY2 0xb466
ac718b69 106#define USB_DEV_STAT 0xb808
65bab84c 107#define USB_CONNECT_TIMER 0xcbf8
108#define USB_BURST_SIZE 0xcfc0
ac718b69 109#define USB_USB_CTRL 0xd406
110#define USB_PHY_CTRL 0xd408
111#define USB_TX_AGG 0xd40a
112#define USB_RX_BUF_TH 0xd40c
113#define USB_USB_TIMER 0xd428
464ec10a 114#define USB_RX_EARLY_TIMEOUT 0xd42c
115#define USB_RX_EARLY_SIZE 0xd42e
ac718b69 116#define USB_PM_CTRL_STATUS 0xd432
117#define USB_TX_DMA 0xd434
43779f8d 118#define USB_TOLERANCE 0xd490
119#define USB_LPM_CTRL 0xd41a
93fe9b18 120#define USB_BMU_RESET 0xd4b0
ac718b69 121#define USB_UPS_CTRL 0xd800
43779f8d 122#define USB_MISC_0 0xd81a
123#define USB_POWER_CUT 0xd80a
124#define USB_AFE_CTRL2 0xd824
125#define USB_WDT11_CTRL 0xe43c
ac718b69 126#define USB_BP_BA 0xfc26
127#define USB_BP_0 0xfc28
128#define USB_BP_1 0xfc2a
129#define USB_BP_2 0xfc2c
130#define USB_BP_3 0xfc2e
131#define USB_BP_4 0xfc30
132#define USB_BP_5 0xfc32
133#define USB_BP_6 0xfc34
134#define USB_BP_7 0xfc36
43779f8d 135#define USB_BP_EN 0xfc38
ac718b69 136
137/* OCP Registers */
138#define OCP_ALDPS_CONFIG 0x2010
139#define OCP_EEE_CONFIG1 0x2080
140#define OCP_EEE_CONFIG2 0x2092
141#define OCP_EEE_CONFIG3 0x2094
ac244d3e 142#define OCP_BASE_MII 0xa400
ac718b69 143#define OCP_EEE_AR 0xa41a
144#define OCP_EEE_DATA 0xa41c
43779f8d 145#define OCP_PHY_STATUS 0xa420
146#define OCP_POWER_CFG 0xa430
147#define OCP_EEE_CFG 0xa432
148#define OCP_SRAM_ADDR 0xa436
149#define OCP_SRAM_DATA 0xa438
150#define OCP_DOWN_SPEED 0xa442
df35d283 151#define OCP_EEE_ABLE 0xa5c4
4c4a6b1b 152#define OCP_EEE_ADV 0xa5d0
df35d283 153#define OCP_EEE_LPABLE 0xa5d2
2dd49e0f 154#define OCP_PHY_STATE 0xa708 /* nway state for 8153 */
43779f8d 155#define OCP_ADC_CFG 0xbc06
156
157/* SRAM Register */
158#define SRAM_LPF_CFG 0x8012
159#define SRAM_10M_AMP1 0x8080
160#define SRAM_10M_AMP2 0x8082
161#define SRAM_IMPEDANCE 0x8084
ac718b69 162
163/* PLA_RCR */
164#define RCR_AAP 0x00000001
165#define RCR_APM 0x00000002
166#define RCR_AM 0x00000004
167#define RCR_AB 0x00000008
168#define RCR_ACPT_ALL (RCR_AAP | RCR_APM | RCR_AM | RCR_AB)
169
170/* PLA_RXFIFO_CTRL0 */
171#define RXFIFO_THR1_NORMAL 0x00080002
172#define RXFIFO_THR1_OOB 0x01800003
173
174/* PLA_RXFIFO_CTRL1 */
175#define RXFIFO_THR2_FULL 0x00000060
176#define RXFIFO_THR2_HIGH 0x00000038
177#define RXFIFO_THR2_OOB 0x0000004a
43779f8d 178#define RXFIFO_THR2_NORMAL 0x00a0
ac718b69 179
180/* PLA_RXFIFO_CTRL2 */
181#define RXFIFO_THR3_FULL 0x00000078
182#define RXFIFO_THR3_HIGH 0x00000048
183#define RXFIFO_THR3_OOB 0x0000005a
43779f8d 184#define RXFIFO_THR3_NORMAL 0x0110
ac718b69 185
186/* PLA_TXFIFO_CTRL */
187#define TXFIFO_THR_NORMAL 0x00400008
43779f8d 188#define TXFIFO_THR_NORMAL2 0x01000008
ac718b69 189
65bab84c 190/* PLA_DMY_REG0 */
191#define ECM_ALDPS 0x0002
192
ac718b69 193/* PLA_FMC */
194#define FMC_FCR_MCU_EN 0x0001
195
196/* PLA_EEEP_CR */
197#define EEEP_CR_EEEP_TX 0x0002
198
43779f8d 199/* PLA_WDT6_CTRL */
200#define WDT6_SET_MODE 0x0010
201
ac718b69 202/* PLA_TCR0 */
203#define TCR0_TX_EMPTY 0x0800
204#define TCR0_AUTO_FIFO 0x0080
205
206/* PLA_TCR1 */
207#define VERSION_MASK 0x7cf0
208
69b4b7a4 209/* PLA_MTPS */
210#define MTPS_JUMBO (12 * 1024 / 64)
211#define MTPS_DEFAULT (6 * 1024 / 64)
212
4f1d4d54 213/* PLA_RSTTALLY */
214#define TALLY_RESET 0x0001
215
ac718b69 216/* PLA_CR */
217#define CR_RST 0x10
218#define CR_RE 0x08
219#define CR_TE 0x04
220
221/* PLA_CRWECR */
222#define CRWECR_NORAML 0x00
223#define CRWECR_CONFIG 0xc0
224
225/* PLA_OOB_CTRL */
226#define NOW_IS_OOB 0x80
227#define TXFIFO_EMPTY 0x20
228#define RXFIFO_EMPTY 0x10
229#define LINK_LIST_READY 0x02
230#define DIS_MCU_CLROOB 0x01
231#define FIFO_EMPTY (TXFIFO_EMPTY | RXFIFO_EMPTY)
232
233/* PLA_MISC_1 */
234#define RXDY_GATED_EN 0x0008
235
236/* PLA_SFF_STS_7 */
237#define RE_INIT_LL 0x8000
238#define MCU_BORW_EN 0x4000
239
240/* PLA_CPCR */
241#define CPCR_RX_VLAN 0x0040
242
243/* PLA_CFG_WOL */
244#define MAGIC_EN 0x0001
245
43779f8d 246/* PLA_TEREDO_CFG */
247#define TEREDO_SEL 0x8000
248#define TEREDO_WAKE_MASK 0x7f00
249#define TEREDO_RS_EVENT_MASK 0x00fe
250#define OOB_TEREDO_EN 0x0001
251
ac718b69 252/* PAL_BDC_CR */
253#define ALDPS_PROXY_MODE 0x0001
254
21ff2e89 255/* PLA_CONFIG34 */
256#define LINK_ON_WAKE_EN 0x0010
257#define LINK_OFF_WAKE_EN 0x0008
258
ac718b69 259/* PLA_CONFIG5 */
21ff2e89 260#define BWF_EN 0x0040
261#define MWF_EN 0x0020
262#define UWF_EN 0x0010
ac718b69 263#define LAN_WAKE_EN 0x0002
264
265/* PLA_LED_FEATURE */
266#define LED_MODE_MASK 0x0700
267
268/* PLA_PHY_PWR */
269#define TX_10M_IDLE_EN 0x0080
270#define PFM_PWM_SWITCH 0x0040
271
272/* PLA_MAC_PWR_CTRL */
273#define D3_CLK_GATED_EN 0x00004000
274#define MCU_CLK_RATIO 0x07010f07
275#define MCU_CLK_RATIO_MASK 0x0f0f0f0f
43779f8d 276#define ALDPS_SPDWN_RATIO 0x0f87
277
278/* PLA_MAC_PWR_CTRL2 */
279#define EEE_SPDWN_RATIO 0x8007
280
281/* PLA_MAC_PWR_CTRL3 */
282#define PKT_AVAIL_SPDWN_EN 0x0100
283#define SUSPEND_SPDWN_EN 0x0004
284#define U1U2_SPDWN_EN 0x0002
285#define L1_SPDWN_EN 0x0001
286
287/* PLA_MAC_PWR_CTRL4 */
288#define PWRSAVE_SPDWN_EN 0x1000
289#define RXDV_SPDWN_EN 0x0800
290#define TX10MIDLE_EN 0x0100
291#define TP100_SPDWN_EN 0x0020
292#define TP500_SPDWN_EN 0x0010
293#define TP1000_SPDWN_EN 0x0008
294#define EEE_SPDWN_EN 0x0001
ac718b69 295
296/* PLA_GPHY_INTR_IMR */
297#define GPHY_STS_MSK 0x0001
298#define SPEED_DOWN_MSK 0x0002
299#define SPDWN_RXDV_MSK 0x0004
300#define SPDWN_LINKCHG_MSK 0x0008
301
302/* PLA_PHYAR */
303#define PHYAR_FLAG 0x80000000
304
305/* PLA_EEE_CR */
306#define EEE_RX_EN 0x0001
307#define EEE_TX_EN 0x0002
308
43779f8d 309/* PLA_BOOT_CTRL */
310#define AUTOLOAD_DONE 0x0002
311
65bab84c 312/* USB_USB2PHY */
313#define USB2PHY_SUSPEND 0x0001
314#define USB2PHY_L1 0x0002
315
316/* USB_SSPHYLINK2 */
317#define pwd_dn_scale_mask 0x3ffe
318#define pwd_dn_scale(x) ((x) << 1)
319
320/* USB_CSR_DUMMY1 */
321#define DYNAMIC_BURST 0x0001
322
323/* USB_CSR_DUMMY2 */
324#define EP4_FULL_FC 0x0001
325
ac718b69 326/* USB_DEV_STAT */
327#define STAT_SPEED_MASK 0x0006
328#define STAT_SPEED_HIGH 0x0000
a3cc465d 329#define STAT_SPEED_FULL 0x0002
ac718b69 330
331/* USB_TX_AGG */
332#define TX_AGG_MAX_THRESHOLD 0x03
333
334/* USB_RX_BUF_TH */
43779f8d 335#define RX_THR_SUPPER 0x0c350180
8e1f51bd 336#define RX_THR_HIGH 0x7a120180
43779f8d 337#define RX_THR_SLOW 0xffff0180
ac718b69 338
339/* USB_TX_DMA */
340#define TEST_MODE_DISABLE 0x00000001
341#define TX_SIZE_ADJUST1 0x00000100
342
93fe9b18 343/* USB_BMU_RESET */
344#define BMU_RESET_EP_IN 0x01
345#define BMU_RESET_EP_OUT 0x02
346
ac718b69 347/* USB_UPS_CTRL */
348#define POWER_CUT 0x0100
349
350/* USB_PM_CTRL_STATUS */
8e1f51bd 351#define RESUME_INDICATE 0x0001
ac718b69 352
353/* USB_USB_CTRL */
354#define RX_AGG_DISABLE 0x0010
e90fba8d 355#define RX_ZERO_EN 0x0080
ac718b69 356
43779f8d 357/* USB_U2P3_CTRL */
358#define U2P3_ENABLE 0x0001
359
360/* USB_POWER_CUT */
361#define PWR_EN 0x0001
362#define PHASE2_EN 0x0008
363
364/* USB_MISC_0 */
365#define PCUT_STATUS 0x0001
366
464ec10a 367/* USB_RX_EARLY_TIMEOUT */
368#define COALESCE_SUPER 85000U
369#define COALESCE_HIGH 250000U
370#define COALESCE_SLOW 524280U
43779f8d 371
372/* USB_WDT11_CTRL */
373#define TIMER11_EN 0x0001
374
375/* USB_LPM_CTRL */
65bab84c 376/* bit 4 ~ 5: fifo empty boundary */
377#define FIFO_EMPTY_1FB 0x30 /* 0x1fb * 64 = 32448 bytes */
378/* bit 2 ~ 3: LMP timer */
43779f8d 379#define LPM_TIMER_MASK 0x0c
380#define LPM_TIMER_500MS 0x04 /* 500 ms */
381#define LPM_TIMER_500US 0x0c /* 500 us */
65bab84c 382#define ROK_EXIT_LPM 0x02
43779f8d 383
384/* USB_AFE_CTRL2 */
385#define SEN_VAL_MASK 0xf800
386#define SEN_VAL_NORMAL 0xa000
387#define SEL_RXIDLE 0x0100
388
ac718b69 389/* OCP_ALDPS_CONFIG */
390#define ENPWRSAVE 0x8000
391#define ENPDNPS 0x0200
392#define LINKENA 0x0100
393#define DIS_SDSAVE 0x0010
394
43779f8d 395/* OCP_PHY_STATUS */
396#define PHY_STAT_MASK 0x0007
397#define PHY_STAT_LAN_ON 3
398#define PHY_STAT_PWRDN 5
399
400/* OCP_POWER_CFG */
401#define EEE_CLKDIV_EN 0x8000
402#define EN_ALDPS 0x0004
403#define EN_10M_PLLOFF 0x0001
404
ac718b69 405/* OCP_EEE_CONFIG1 */
406#define RG_TXLPI_MSK_HFDUP 0x8000
407#define RG_MATCLR_EN 0x4000
408#define EEE_10_CAP 0x2000
409#define EEE_NWAY_EN 0x1000
410#define TX_QUIET_EN 0x0200
411#define RX_QUIET_EN 0x0100
d24f6134 412#define sd_rise_time_mask 0x0070
4c4a6b1b 413#define sd_rise_time(x) (min(x, 7) << 4) /* bit 4 ~ 6 */
ac718b69 414#define RG_RXLPI_MSK_HFDUP 0x0008
415#define SDFALLTIME 0x0007 /* bit 0 ~ 2 */
416
417/* OCP_EEE_CONFIG2 */
418#define RG_LPIHYS_NUM 0x7000 /* bit 12 ~ 15 */
419#define RG_DACQUIET_EN 0x0400
420#define RG_LDVQUIET_EN 0x0200
421#define RG_CKRSEL 0x0020
422#define RG_EEEPRG_EN 0x0010
423
424/* OCP_EEE_CONFIG3 */
d24f6134 425#define fast_snr_mask 0xff80
4c4a6b1b 426#define fast_snr(x) (min(x, 0x1ff) << 7) /* bit 7 ~ 15 */
ac718b69 427#define RG_LFS_SEL 0x0060 /* bit 6 ~ 5 */
428#define MSK_PH 0x0006 /* bit 0 ~ 3 */
429
430/* OCP_EEE_AR */
431/* bit[15:14] function */
432#define FUN_ADDR 0x0000
433#define FUN_DATA 0x4000
434/* bit[4:0] device addr */
ac718b69 435
43779f8d 436/* OCP_EEE_CFG */
437#define CTAP_SHORT_EN 0x0040
438#define EEE10_EN 0x0010
439
440/* OCP_DOWN_SPEED */
441#define EN_10M_BGOFF 0x0080
442
2dd49e0f 443/* OCP_PHY_STATE */
444#define TXDIS_STATE 0x01
445#define ABD_STATE 0x02
446
43779f8d 447/* OCP_ADC_CFG */
448#define CKADSEL_L 0x0100
449#define ADC_EN 0x0080
450#define EN_EMI_L 0x0040
451
452/* SRAM_LPF_CFG */
453#define LPF_AUTO_TUNE 0x8000
454
455/* SRAM_10M_AMP1 */
456#define GDAC_IB_UPALL 0x0008
457
458/* SRAM_10M_AMP2 */
459#define AMP_DN 0x0200
460
461/* SRAM_IMPEDANCE */
462#define RX_DRIVING_MASK 0x6000
463
34ee32c9
ML
464/* MAC PASSTHRU */
465#define AD_MASK 0xfee0
466#define EFUSE 0xcfdb
467#define PASS_THRU_MASK 0x1
468
ac718b69 469enum rtl_register_content {
43779f8d 470 _1000bps = 0x10,
ac718b69 471 _100bps = 0x08,
472 _10bps = 0x04,
473 LINK_STATUS = 0x02,
474 FULL_DUP = 0x01,
475};
476
1764bcd9 477#define RTL8152_MAX_TX 4
ebc2ec48 478#define RTL8152_MAX_RX 10
40a82917 479#define INTBUFSIZE 2
8e1f51bd 480#define CRC_SIZE 4
481#define TX_ALIGN 4
482#define RX_ALIGN 8
40a82917 483
484#define INTR_LINK 0x0004
ebc2ec48 485
ac718b69 486#define RTL8152_REQT_READ 0xc0
487#define RTL8152_REQT_WRITE 0x40
488#define RTL8152_REQ_GET_REGS 0x05
489#define RTL8152_REQ_SET_REGS 0x05
490
491#define BYTE_EN_DWORD 0xff
492#define BYTE_EN_WORD 0x33
493#define BYTE_EN_BYTE 0x11
494#define BYTE_EN_SIX_BYTES 0x3f
495#define BYTE_EN_START_MASK 0x0f
496#define BYTE_EN_END_MASK 0xf0
497
69b4b7a4 498#define RTL8153_MAX_PACKET 9216 /* 9K */
499#define RTL8153_MAX_MTU (RTL8153_MAX_PACKET - VLAN_ETH_HLEN - VLAN_HLEN)
ac718b69 500#define RTL8152_RMS (VLAN_ETH_FRAME_LEN + VLAN_HLEN)
69b4b7a4 501#define RTL8153_RMS RTL8153_MAX_PACKET
b8125404 502#define RTL8152_TX_TIMEOUT (5 * HZ)
d823ab68 503#define RTL8152_NAPI_WEIGHT 64
ac718b69 504
505/* rtl8152 flags */
506enum rtl8152_flags {
507 RTL8152_UNPLUG = 0,
ac718b69 508 RTL8152_SET_RX_MODE,
40a82917 509 WORK_ENABLE,
510 RTL8152_LINK_CHG,
9a4be1bd 511 SELECTIVE_SUSPEND,
aa66a5f1 512 PHY_RESET,
d823ab68 513 SCHEDULE_NAPI,
ac718b69 514};
515
516/* Define these values to match your device */
517#define VENDOR_ID_REALTEK 0x0bda
43779f8d 518#define VENDOR_ID_SAMSUNG 0x04e8
347eec34 519#define VENDOR_ID_LENOVO 0x17ef
d065c3c1 520#define VENDOR_ID_NVIDIA 0x0955
ac718b69 521
522#define MCU_TYPE_PLA 0x0100
523#define MCU_TYPE_USB 0x0000
524
4f1d4d54 525struct tally_counter {
526 __le64 tx_packets;
527 __le64 rx_packets;
528 __le64 tx_errors;
529 __le32 rx_errors;
530 __le16 rx_missed;
531 __le16 align_errors;
532 __le32 tx_one_collision;
533 __le32 tx_multi_collision;
534 __le64 rx_unicast;
535 __le64 rx_broadcast;
536 __le32 rx_multicast;
537 __le16 tx_aborted;
f37119c5 538 __le16 tx_underrun;
4f1d4d54 539};
540
ac718b69 541struct rx_desc {
500b6d7e 542 __le32 opts1;
ac718b69 543#define RX_LEN_MASK 0x7fff
565cab0a 544
500b6d7e 545 __le32 opts2;
f5aaaa6d 546#define RD_UDP_CS BIT(23)
547#define RD_TCP_CS BIT(22)
548#define RD_IPV6_CS BIT(20)
549#define RD_IPV4_CS BIT(19)
565cab0a 550
500b6d7e 551 __le32 opts3;
f5aaaa6d 552#define IPF BIT(23) /* IP checksum fail */
553#define UDPF BIT(22) /* UDP checksum fail */
554#define TCPF BIT(21) /* TCP checksum fail */
555#define RX_VLAN_TAG BIT(16)
565cab0a 556
500b6d7e 557 __le32 opts4;
558 __le32 opts5;
559 __le32 opts6;
ac718b69 560};
561
562struct tx_desc {
500b6d7e 563 __le32 opts1;
f5aaaa6d 564#define TX_FS BIT(31) /* First segment of a packet */
565#define TX_LS BIT(30) /* Final segment of a packet */
566#define GTSENDV4 BIT(28)
567#define GTSENDV6 BIT(27)
60c89071 568#define GTTCPHO_SHIFT 18
6128d1bb 569#define GTTCPHO_MAX 0x7fU
60c89071 570#define TX_LEN_MAX 0x3ffffU
5bd23881 571
500b6d7e 572 __le32 opts2;
f5aaaa6d 573#define UDP_CS BIT(31) /* Calculate UDP/IP checksum */
574#define TCP_CS BIT(30) /* Calculate TCP/IP checksum */
575#define IPV4_CS BIT(29) /* Calculate IPv4 checksum */
576#define IPV6_CS BIT(28) /* Calculate IPv6 checksum */
60c89071 577#define MSS_SHIFT 17
578#define MSS_MAX 0x7ffU
579#define TCPHO_SHIFT 17
6128d1bb 580#define TCPHO_MAX 0x7ffU
f5aaaa6d 581#define TX_VLAN_TAG BIT(16)
ac718b69 582};
583
dff4e8ad 584struct r8152;
585
ebc2ec48 586struct rx_agg {
587 struct list_head list;
588 struct urb *urb;
dff4e8ad 589 struct r8152 *context;
ebc2ec48 590 void *buffer;
591 void *head;
592};
593
594struct tx_agg {
595 struct list_head list;
596 struct urb *urb;
dff4e8ad 597 struct r8152 *context;
ebc2ec48 598 void *buffer;
599 void *head;
600 u32 skb_num;
601 u32 skb_len;
602};
603
ac718b69 604struct r8152 {
605 unsigned long flags;
606 struct usb_device *udev;
d823ab68 607 struct napi_struct napi;
40a82917 608 struct usb_interface *intf;
ac718b69 609 struct net_device *netdev;
40a82917 610 struct urb *intr_urb;
ebc2ec48 611 struct tx_agg tx_info[RTL8152_MAX_TX];
612 struct rx_agg rx_info[RTL8152_MAX_RX];
613 struct list_head rx_done, tx_free;
d823ab68 614 struct sk_buff_head tx_queue, rx_queue;
ebc2ec48 615 spinlock_t rx_lock, tx_lock;
a028a9e0 616 struct delayed_work schedule, hw_phy_work;
ac718b69 617 struct mii_if_info mii;
b5403273 618 struct mutex control; /* use for hw setting */
5ee3c60c 619#ifdef CONFIG_PM_SLEEP
620 struct notifier_block pm_notifier;
621#endif
c81229c9 622
623 struct rtl_ops {
624 void (*init)(struct r8152 *);
625 int (*enable)(struct r8152 *);
626 void (*disable)(struct r8152 *);
7e9da481 627 void (*up)(struct r8152 *);
c81229c9 628 void (*down)(struct r8152 *);
629 void (*unload)(struct r8152 *);
df35d283 630 int (*eee_get)(struct r8152 *, struct ethtool_eee *);
631 int (*eee_set)(struct r8152 *, struct ethtool_eee *);
2dd49e0f 632 bool (*in_nway)(struct r8152 *);
a028a9e0 633 void (*hw_phy_cfg)(struct r8152 *);
2609af19 634 void (*autosuspend_en)(struct r8152 *tp, bool enable);
c81229c9 635 } rtl_ops;
636
40a82917 637 int intr_interval;
21ff2e89 638 u32 saved_wolopts;
ac718b69 639 u32 msg_enable;
dd1b119c 640 u32 tx_qlen;
464ec10a 641 u32 coalesce;
ac718b69 642 u16 ocp_base;
aa7e26b6 643 u16 speed;
40a82917 644 u8 *intr_buff;
ac718b69 645 u8 version;
aa7e26b6 646 u8 duplex;
647 u8 autoneg;
ac718b69 648};
649
650enum rtl_version {
651 RTL_VER_UNKNOWN = 0,
652 RTL_VER_01,
43779f8d 653 RTL_VER_02,
654 RTL_VER_03,
655 RTL_VER_04,
656 RTL_VER_05,
fb02eb4a 657 RTL_VER_06,
43779f8d 658 RTL_VER_MAX
ac718b69 659};
660
60c89071 661enum tx_csum_stat {
662 TX_CSUM_SUCCESS = 0,
663 TX_CSUM_TSO,
664 TX_CSUM_NONE
665};
666
ac718b69 667/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
668 * The RTL chips use a 64 element hash table based on the Ethernet CRC.
669 */
670static const int multicast_filter_limit = 32;
52aec126 671static unsigned int agg_buf_sz = 16384;
ac718b69 672
52aec126 673#define RTL_LIMITED_TSO_SIZE (agg_buf_sz - sizeof(struct tx_desc) - \
60c89071 674 VLAN_ETH_HLEN - VLAN_HLEN)
675
ac718b69 676static
677int get_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data)
678{
31787f53 679 int ret;
680 void *tmp;
681
682 tmp = kmalloc(size, GFP_KERNEL);
683 if (!tmp)
684 return -ENOMEM;
685
686 ret = usb_control_msg(tp->udev, usb_rcvctrlpipe(tp->udev, 0),
b209af99 687 RTL8152_REQ_GET_REGS, RTL8152_REQT_READ,
688 value, index, tmp, size, 500);
31787f53 689
690 memcpy(data, tmp, size);
691 kfree(tmp);
692
693 return ret;
ac718b69 694}
695
696static
697int set_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data)
698{
31787f53 699 int ret;
700 void *tmp;
701
c4438f03 702 tmp = kmemdup(data, size, GFP_KERNEL);
31787f53 703 if (!tmp)
704 return -ENOMEM;
705
31787f53 706 ret = usb_control_msg(tp->udev, usb_sndctrlpipe(tp->udev, 0),
b209af99 707 RTL8152_REQ_SET_REGS, RTL8152_REQT_WRITE,
708 value, index, tmp, size, 500);
31787f53 709
710 kfree(tmp);
db8515ef 711
31787f53 712 return ret;
ac718b69 713}
714
715static int generic_ocp_read(struct r8152 *tp, u16 index, u16 size,
b209af99 716 void *data, u16 type)
ac718b69 717{
45f4a19f 718 u16 limit = 64;
719 int ret = 0;
ac718b69 720
721 if (test_bit(RTL8152_UNPLUG, &tp->flags))
722 return -ENODEV;
723
724 /* both size and indix must be 4 bytes align */
725 if ((size & 3) || !size || (index & 3) || !data)
726 return -EPERM;
727
728 if ((u32)index + (u32)size > 0xffff)
729 return -EPERM;
730
731 while (size) {
732 if (size > limit) {
733 ret = get_registers(tp, index, type, limit, data);
734 if (ret < 0)
735 break;
736
737 index += limit;
738 data += limit;
739 size -= limit;
740 } else {
741 ret = get_registers(tp, index, type, size, data);
742 if (ret < 0)
743 break;
744
745 index += size;
746 data += size;
747 size = 0;
748 break;
749 }
750 }
751
67610496 752 if (ret == -ENODEV)
753 set_bit(RTL8152_UNPLUG, &tp->flags);
754
ac718b69 755 return ret;
756}
757
758static int generic_ocp_write(struct r8152 *tp, u16 index, u16 byteen,
b209af99 759 u16 size, void *data, u16 type)
ac718b69 760{
45f4a19f 761 int ret;
762 u16 byteen_start, byteen_end, byen;
763 u16 limit = 512;
ac718b69 764
765 if (test_bit(RTL8152_UNPLUG, &tp->flags))
766 return -ENODEV;
767
768 /* both size and indix must be 4 bytes align */
769 if ((size & 3) || !size || (index & 3) || !data)
770 return -EPERM;
771
772 if ((u32)index + (u32)size > 0xffff)
773 return -EPERM;
774
775 byteen_start = byteen & BYTE_EN_START_MASK;
776 byteen_end = byteen & BYTE_EN_END_MASK;
777
778 byen = byteen_start | (byteen_start << 4);
779 ret = set_registers(tp, index, type | byen, 4, data);
780 if (ret < 0)
781 goto error1;
782
783 index += 4;
784 data += 4;
785 size -= 4;
786
787 if (size) {
788 size -= 4;
789
790 while (size) {
791 if (size > limit) {
792 ret = set_registers(tp, index,
b209af99 793 type | BYTE_EN_DWORD,
794 limit, data);
ac718b69 795 if (ret < 0)
796 goto error1;
797
798 index += limit;
799 data += limit;
800 size -= limit;
801 } else {
802 ret = set_registers(tp, index,
b209af99 803 type | BYTE_EN_DWORD,
804 size, data);
ac718b69 805 if (ret < 0)
806 goto error1;
807
808 index += size;
809 data += size;
810 size = 0;
811 break;
812 }
813 }
814
815 byen = byteen_end | (byteen_end >> 4);
816 ret = set_registers(tp, index, type | byen, 4, data);
817 if (ret < 0)
818 goto error1;
819 }
820
821error1:
67610496 822 if (ret == -ENODEV)
823 set_bit(RTL8152_UNPLUG, &tp->flags);
824
ac718b69 825 return ret;
826}
827
828static inline
829int pla_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data)
830{
831 return generic_ocp_read(tp, index, size, data, MCU_TYPE_PLA);
832}
833
834static inline
835int pla_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data)
836{
837 return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_PLA);
838}
839
840static inline
841int usb_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data)
842{
843 return generic_ocp_read(tp, index, size, data, MCU_TYPE_USB);
844}
845
846static inline
847int usb_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data)
848{
849 return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_USB);
850}
851
852static u32 ocp_read_dword(struct r8152 *tp, u16 type, u16 index)
853{
c8826de8 854 __le32 data;
ac718b69 855
c8826de8 856 generic_ocp_read(tp, index, sizeof(data), &data, type);
ac718b69 857
858 return __le32_to_cpu(data);
859}
860
861static void ocp_write_dword(struct r8152 *tp, u16 type, u16 index, u32 data)
862{
c8826de8 863 __le32 tmp = __cpu_to_le32(data);
864
865 generic_ocp_write(tp, index, BYTE_EN_DWORD, sizeof(tmp), &tmp, type);
ac718b69 866}
867
868static u16 ocp_read_word(struct r8152 *tp, u16 type, u16 index)
869{
870 u32 data;
c8826de8 871 __le32 tmp;
ac718b69 872 u8 shift = index & 2;
873
874 index &= ~3;
875
c8826de8 876 generic_ocp_read(tp, index, sizeof(tmp), &tmp, type);
ac718b69 877
c8826de8 878 data = __le32_to_cpu(tmp);
ac718b69 879 data >>= (shift * 8);
880 data &= 0xffff;
881
882 return (u16)data;
883}
884
885static void ocp_write_word(struct r8152 *tp, u16 type, u16 index, u32 data)
886{
c8826de8 887 u32 mask = 0xffff;
888 __le32 tmp;
ac718b69 889 u16 byen = BYTE_EN_WORD;
890 u8 shift = index & 2;
891
892 data &= mask;
893
894 if (index & 2) {
895 byen <<= shift;
896 mask <<= (shift * 8);
897 data <<= (shift * 8);
898 index &= ~3;
899 }
900
c8826de8 901 tmp = __cpu_to_le32(data);
ac718b69 902
c8826de8 903 generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type);
ac718b69 904}
905
906static u8 ocp_read_byte(struct r8152 *tp, u16 type, u16 index)
907{
908 u32 data;
c8826de8 909 __le32 tmp;
ac718b69 910 u8 shift = index & 3;
911
912 index &= ~3;
913
c8826de8 914 generic_ocp_read(tp, index, sizeof(tmp), &tmp, type);
ac718b69 915
c8826de8 916 data = __le32_to_cpu(tmp);
ac718b69 917 data >>= (shift * 8);
918 data &= 0xff;
919
920 return (u8)data;
921}
922
923static void ocp_write_byte(struct r8152 *tp, u16 type, u16 index, u32 data)
924{
c8826de8 925 u32 mask = 0xff;
926 __le32 tmp;
ac718b69 927 u16 byen = BYTE_EN_BYTE;
928 u8 shift = index & 3;
929
930 data &= mask;
931
932 if (index & 3) {
933 byen <<= shift;
934 mask <<= (shift * 8);
935 data <<= (shift * 8);
936 index &= ~3;
937 }
938
c8826de8 939 tmp = __cpu_to_le32(data);
ac718b69 940
c8826de8 941 generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type);
ac718b69 942}
943
ac244d3e 944static u16 ocp_reg_read(struct r8152 *tp, u16 addr)
e3fe0b1a 945{
946 u16 ocp_base, ocp_index;
947
948 ocp_base = addr & 0xf000;
949 if (ocp_base != tp->ocp_base) {
950 ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base);
951 tp->ocp_base = ocp_base;
952 }
953
954 ocp_index = (addr & 0x0fff) | 0xb000;
ac244d3e 955 return ocp_read_word(tp, MCU_TYPE_PLA, ocp_index);
e3fe0b1a 956}
957
ac244d3e 958static void ocp_reg_write(struct r8152 *tp, u16 addr, u16 data)
ac718b69 959{
ac244d3e 960 u16 ocp_base, ocp_index;
ac718b69 961
ac244d3e 962 ocp_base = addr & 0xf000;
963 if (ocp_base != tp->ocp_base) {
964 ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base);
965 tp->ocp_base = ocp_base;
ac718b69 966 }
ac244d3e 967
968 ocp_index = (addr & 0x0fff) | 0xb000;
969 ocp_write_word(tp, MCU_TYPE_PLA, ocp_index, data);
ac718b69 970}
971
ac244d3e 972static inline void r8152_mdio_write(struct r8152 *tp, u32 reg_addr, u32 value)
ac718b69 973{
ac244d3e 974 ocp_reg_write(tp, OCP_BASE_MII + reg_addr * 2, value);
975}
ac718b69 976
ac244d3e 977static inline int r8152_mdio_read(struct r8152 *tp, u32 reg_addr)
978{
979 return ocp_reg_read(tp, OCP_BASE_MII + reg_addr * 2);
ac718b69 980}
981
43779f8d 982static void sram_write(struct r8152 *tp, u16 addr, u16 data)
983{
984 ocp_reg_write(tp, OCP_SRAM_ADDR, addr);
985 ocp_reg_write(tp, OCP_SRAM_DATA, data);
986}
987
ac718b69 988static int read_mii_word(struct net_device *netdev, int phy_id, int reg)
989{
990 struct r8152 *tp = netdev_priv(netdev);
9a4be1bd 991 int ret;
ac718b69 992
6871438c 993 if (test_bit(RTL8152_UNPLUG, &tp->flags))
994 return -ENODEV;
995
ac718b69 996 if (phy_id != R8152_PHY_ID)
997 return -EINVAL;
998
9a4be1bd 999 ret = r8152_mdio_read(tp, reg);
1000
9a4be1bd 1001 return ret;
ac718b69 1002}
1003
1004static
1005void write_mii_word(struct net_device *netdev, int phy_id, int reg, int val)
1006{
1007 struct r8152 *tp = netdev_priv(netdev);
1008
6871438c 1009 if (test_bit(RTL8152_UNPLUG, &tp->flags))
1010 return;
1011
ac718b69 1012 if (phy_id != R8152_PHY_ID)
1013 return;
1014
1015 r8152_mdio_write(tp, reg, val);
1016}
1017
b209af99 1018static int
1019r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags);
ebc2ec48 1020
8ba789ab 1021static int rtl8152_set_mac_address(struct net_device *netdev, void *p)
1022{
1023 struct r8152 *tp = netdev_priv(netdev);
1024 struct sockaddr *addr = p;
ea6a7112 1025 int ret = -EADDRNOTAVAIL;
8ba789ab 1026
1027 if (!is_valid_ether_addr(addr->sa_data))
ea6a7112 1028 goto out1;
1029
1030 ret = usb_autopm_get_interface(tp->intf);
1031 if (ret < 0)
1032 goto out1;
8ba789ab 1033
b5403273 1034 mutex_lock(&tp->control);
1035
8ba789ab 1036 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1037
1038 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG);
1039 pla_ocp_write(tp, PLA_IDR, BYTE_EN_SIX_BYTES, 8, addr->sa_data);
1040 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML);
1041
b5403273 1042 mutex_unlock(&tp->control);
1043
ea6a7112 1044 usb_autopm_put_interface(tp->intf);
1045out1:
1046 return ret;
8ba789ab 1047}
1048
34ee32c9
ML
1049/* Devices containing RTL8153-AD can support a persistent
1050 * host system provided MAC address.
1051 * Examples of this are Dell TB15 and Dell WD15 docks
1052 */
1053static int vendor_mac_passthru_addr_read(struct r8152 *tp, struct sockaddr *sa)
1054{
1055 acpi_status status;
1056 struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL };
1057 union acpi_object *obj;
1058 int ret = -EINVAL;
1059 u32 ocp_data;
1060 unsigned char buf[6];
1061
1062 /* test for -AD variant of RTL8153 */
1063 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_MISC_0);
1064 if ((ocp_data & AD_MASK) != 0x1000)
1065 return -ENODEV;
1066
1067 /* test for MAC address pass-through bit */
1068 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, EFUSE);
1069 if ((ocp_data & PASS_THRU_MASK) != 1)
1070 return -ENODEV;
1071
1072 /* returns _AUXMAC_#AABBCCDDEEFF# */
1073 status = acpi_evaluate_object(NULL, "\\_SB.AMAC", NULL, &buffer);
1074 obj = (union acpi_object *)buffer.pointer;
1075 if (!ACPI_SUCCESS(status))
1076 return -ENODEV;
1077 if (obj->type != ACPI_TYPE_BUFFER || obj->string.length != 0x17) {
1078 netif_warn(tp, probe, tp->netdev,
1079 "Invalid buffer when reading pass-thru MAC addr: "
1080 "(%d, %d)\n",
1081 obj->type, obj->string.length);
1082 goto amacout;
1083 }
1084 if (strncmp(obj->string.pointer, "_AUXMAC_#", 9) != 0 ||
1085 strncmp(obj->string.pointer + 0x15, "#", 1) != 0) {
1086 netif_warn(tp, probe, tp->netdev,
1087 "Invalid header when reading pass-thru MAC addr\n");
1088 goto amacout;
1089 }
1090 ret = hex2bin(buf, obj->string.pointer + 9, 6);
1091 if (!(ret == 0 && is_valid_ether_addr(buf))) {
1092 netif_warn(tp, probe, tp->netdev,
1093 "Invalid MAC when reading pass-thru MAC addr: "
1094 "%d, %pM\n", ret, buf);
1095 ret = -EINVAL;
1096 goto amacout;
1097 }
1098 memcpy(sa->sa_data, buf, 6);
1099 ether_addr_copy(tp->netdev->dev_addr, sa->sa_data);
1100 netif_info(tp, probe, tp->netdev,
1101 "Using pass-thru MAC addr %pM\n", sa->sa_data);
1102
1103amacout:
1104 kfree(obj);
1105 return ret;
1106}
1107
179bb6d7 1108static int set_ethernet_addr(struct r8152 *tp)
ac718b69 1109{
1110 struct net_device *dev = tp->netdev;
179bb6d7 1111 struct sockaddr sa;
8a91c824 1112 int ret;
ac718b69 1113
8a91c824 1114 if (tp->version == RTL_VER_01)
179bb6d7 1115 ret = pla_ocp_read(tp, PLA_IDR, 8, sa.sa_data);
34ee32c9
ML
1116 else {
1117 /* if this is not an RTL8153-AD, no eFuse mac pass thru set,
1118 * or system doesn't provide valid _SB.AMAC this will be
1119 * be expected to non-zero
1120 */
1121 ret = vendor_mac_passthru_addr_read(tp, &sa);
1122 if (ret < 0)
1123 ret = pla_ocp_read(tp, PLA_BACKUP, 8, sa.sa_data);
1124 }
8a91c824 1125
1126 if (ret < 0) {
179bb6d7 1127 netif_err(tp, probe, dev, "Get ether addr fail\n");
1128 } else if (!is_valid_ether_addr(sa.sa_data)) {
1129 netif_err(tp, probe, dev, "Invalid ether addr %pM\n",
1130 sa.sa_data);
1131 eth_hw_addr_random(dev);
1132 ether_addr_copy(sa.sa_data, dev->dev_addr);
1133 ret = rtl8152_set_mac_address(dev, &sa);
1134 netif_info(tp, probe, dev, "Random ether addr %pM\n",
1135 sa.sa_data);
8a91c824 1136 } else {
179bb6d7 1137 if (tp->version == RTL_VER_01)
1138 ether_addr_copy(dev->dev_addr, sa.sa_data);
1139 else
1140 ret = rtl8152_set_mac_address(dev, &sa);
ac718b69 1141 }
179bb6d7 1142
1143 return ret;
ac718b69 1144}
1145
ac718b69 1146static void read_bulk_callback(struct urb *urb)
1147{
ac718b69 1148 struct net_device *netdev;
ac718b69 1149 int status = urb->status;
ebc2ec48 1150 struct rx_agg *agg;
1151 struct r8152 *tp;
ac718b69 1152
ebc2ec48 1153 agg = urb->context;
1154 if (!agg)
1155 return;
1156
1157 tp = agg->context;
ac718b69 1158 if (!tp)
1159 return;
ebc2ec48 1160
ac718b69 1161 if (test_bit(RTL8152_UNPLUG, &tp->flags))
1162 return;
ebc2ec48 1163
1164 if (!test_bit(WORK_ENABLE, &tp->flags))
1165 return;
1166
ac718b69 1167 netdev = tp->netdev;
7559fb2f 1168
1169 /* When link down, the driver would cancel all bulks. */
1170 /* This avoid the re-submitting bulk */
ebc2ec48 1171 if (!netif_carrier_ok(netdev))
ac718b69 1172 return;
1173
9a4be1bd 1174 usb_mark_last_busy(tp->udev);
1175
ac718b69 1176 switch (status) {
1177 case 0:
ebc2ec48 1178 if (urb->actual_length < ETH_ZLEN)
1179 break;
1180
2685d410 1181 spin_lock(&tp->rx_lock);
ebc2ec48 1182 list_add_tail(&agg->list, &tp->rx_done);
2685d410 1183 spin_unlock(&tp->rx_lock);
d823ab68 1184 napi_schedule(&tp->napi);
ebc2ec48 1185 return;
ac718b69 1186 case -ESHUTDOWN:
1187 set_bit(RTL8152_UNPLUG, &tp->flags);
1188 netif_device_detach(tp->netdev);
ebc2ec48 1189 return;
ac718b69 1190 case -ENOENT:
1191 return; /* the urb is in unlink state */
1192 case -ETIME:
4a8deae2
HW
1193 if (net_ratelimit())
1194 netdev_warn(netdev, "maybe reset is needed?\n");
ebc2ec48 1195 break;
ac718b69 1196 default:
4a8deae2
HW
1197 if (net_ratelimit())
1198 netdev_warn(netdev, "Rx status %d\n", status);
ebc2ec48 1199 break;
ac718b69 1200 }
1201
a0fccd48 1202 r8152_submit_rx(tp, agg, GFP_ATOMIC);
ac718b69 1203}
1204
ebc2ec48 1205static void write_bulk_callback(struct urb *urb)
ac718b69 1206{
ebc2ec48 1207 struct net_device_stats *stats;
d104eafa 1208 struct net_device *netdev;
ebc2ec48 1209 struct tx_agg *agg;
ac718b69 1210 struct r8152 *tp;
ebc2ec48 1211 int status = urb->status;
ac718b69 1212
ebc2ec48 1213 agg = urb->context;
1214 if (!agg)
ac718b69 1215 return;
1216
ebc2ec48 1217 tp = agg->context;
1218 if (!tp)
1219 return;
1220
d104eafa 1221 netdev = tp->netdev;
05e0f1aa 1222 stats = &netdev->stats;
ebc2ec48 1223 if (status) {
4a8deae2 1224 if (net_ratelimit())
d104eafa 1225 netdev_warn(netdev, "Tx status %d\n", status);
ebc2ec48 1226 stats->tx_errors += agg->skb_num;
ac718b69 1227 } else {
ebc2ec48 1228 stats->tx_packets += agg->skb_num;
1229 stats->tx_bytes += agg->skb_len;
ac718b69 1230 }
1231
2685d410 1232 spin_lock(&tp->tx_lock);
ebc2ec48 1233 list_add_tail(&agg->list, &tp->tx_free);
2685d410 1234 spin_unlock(&tp->tx_lock);
ebc2ec48 1235
9a4be1bd 1236 usb_autopm_put_interface_async(tp->intf);
1237
d104eafa 1238 if (!netif_carrier_ok(netdev))
ebc2ec48 1239 return;
1240
1241 if (!test_bit(WORK_ENABLE, &tp->flags))
1242 return;
1243
1244 if (test_bit(RTL8152_UNPLUG, &tp->flags))
1245 return;
1246
1247 if (!skb_queue_empty(&tp->tx_queue))
d823ab68 1248 napi_schedule(&tp->napi);
ac718b69 1249}
1250
40a82917 1251static void intr_callback(struct urb *urb)
1252{
1253 struct r8152 *tp;
500b6d7e 1254 __le16 *d;
40a82917 1255 int status = urb->status;
1256 int res;
1257
1258 tp = urb->context;
1259 if (!tp)
1260 return;
1261
1262 if (!test_bit(WORK_ENABLE, &tp->flags))
1263 return;
1264
1265 if (test_bit(RTL8152_UNPLUG, &tp->flags))
1266 return;
1267
1268 switch (status) {
1269 case 0: /* success */
1270 break;
1271 case -ECONNRESET: /* unlink */
1272 case -ESHUTDOWN:
1273 netif_device_detach(tp->netdev);
1274 case -ENOENT:
d59c876d 1275 case -EPROTO:
1276 netif_info(tp, intr, tp->netdev,
1277 "Stop submitting intr, status %d\n", status);
40a82917 1278 return;
1279 case -EOVERFLOW:
1280 netif_info(tp, intr, tp->netdev, "intr status -EOVERFLOW\n");
1281 goto resubmit;
1282 /* -EPIPE: should clear the halt */
1283 default:
1284 netif_info(tp, intr, tp->netdev, "intr status %d\n", status);
1285 goto resubmit;
1286 }
1287
1288 d = urb->transfer_buffer;
1289 if (INTR_LINK & __le16_to_cpu(d[0])) {
51d979fa 1290 if (!netif_carrier_ok(tp->netdev)) {
40a82917 1291 set_bit(RTL8152_LINK_CHG, &tp->flags);
1292 schedule_delayed_work(&tp->schedule, 0);
1293 }
1294 } else {
51d979fa 1295 if (netif_carrier_ok(tp->netdev)) {
40a82917 1296 set_bit(RTL8152_LINK_CHG, &tp->flags);
1297 schedule_delayed_work(&tp->schedule, 0);
1298 }
1299 }
1300
1301resubmit:
1302 res = usb_submit_urb(urb, GFP_ATOMIC);
67610496 1303 if (res == -ENODEV) {
1304 set_bit(RTL8152_UNPLUG, &tp->flags);
40a82917 1305 netif_device_detach(tp->netdev);
67610496 1306 } else if (res) {
40a82917 1307 netif_err(tp, intr, tp->netdev,
4a8deae2 1308 "can't resubmit intr, status %d\n", res);
67610496 1309 }
40a82917 1310}
1311
ebc2ec48 1312static inline void *rx_agg_align(void *data)
1313{
8e1f51bd 1314 return (void *)ALIGN((uintptr_t)data, RX_ALIGN);
ebc2ec48 1315}
1316
1317static inline void *tx_agg_align(void *data)
1318{
8e1f51bd 1319 return (void *)ALIGN((uintptr_t)data, TX_ALIGN);
ebc2ec48 1320}
1321
1322static void free_all_mem(struct r8152 *tp)
1323{
1324 int i;
1325
1326 for (i = 0; i < RTL8152_MAX_RX; i++) {
9629e3c0 1327 usb_free_urb(tp->rx_info[i].urb);
1328 tp->rx_info[i].urb = NULL;
ebc2ec48 1329
9629e3c0 1330 kfree(tp->rx_info[i].buffer);
1331 tp->rx_info[i].buffer = NULL;
1332 tp->rx_info[i].head = NULL;
ebc2ec48 1333 }
1334
1335 for (i = 0; i < RTL8152_MAX_TX; i++) {
9629e3c0 1336 usb_free_urb(tp->tx_info[i].urb);
1337 tp->tx_info[i].urb = NULL;
ebc2ec48 1338
9629e3c0 1339 kfree(tp->tx_info[i].buffer);
1340 tp->tx_info[i].buffer = NULL;
1341 tp->tx_info[i].head = NULL;
ebc2ec48 1342 }
40a82917 1343
9629e3c0 1344 usb_free_urb(tp->intr_urb);
1345 tp->intr_urb = NULL;
40a82917 1346
9629e3c0 1347 kfree(tp->intr_buff);
1348 tp->intr_buff = NULL;
ebc2ec48 1349}
1350
1351static int alloc_all_mem(struct r8152 *tp)
1352{
1353 struct net_device *netdev = tp->netdev;
40a82917 1354 struct usb_interface *intf = tp->intf;
1355 struct usb_host_interface *alt = intf->cur_altsetting;
1356 struct usb_host_endpoint *ep_intr = alt->endpoint + 2;
ebc2ec48 1357 struct urb *urb;
1358 int node, i;
1359 u8 *buf;
1360
1361 node = netdev->dev.parent ? dev_to_node(netdev->dev.parent) : -1;
1362
1363 spin_lock_init(&tp->rx_lock);
1364 spin_lock_init(&tp->tx_lock);
ebc2ec48 1365 INIT_LIST_HEAD(&tp->tx_free);
1366 skb_queue_head_init(&tp->tx_queue);
d823ab68 1367 skb_queue_head_init(&tp->rx_queue);
ebc2ec48 1368
1369 for (i = 0; i < RTL8152_MAX_RX; i++) {
52aec126 1370 buf = kmalloc_node(agg_buf_sz, GFP_KERNEL, node);
ebc2ec48 1371 if (!buf)
1372 goto err1;
1373
1374 if (buf != rx_agg_align(buf)) {
1375 kfree(buf);
52aec126 1376 buf = kmalloc_node(agg_buf_sz + RX_ALIGN, GFP_KERNEL,
8e1f51bd 1377 node);
ebc2ec48 1378 if (!buf)
1379 goto err1;
1380 }
1381
1382 urb = usb_alloc_urb(0, GFP_KERNEL);
1383 if (!urb) {
1384 kfree(buf);
1385 goto err1;
1386 }
1387
1388 INIT_LIST_HEAD(&tp->rx_info[i].list);
1389 tp->rx_info[i].context = tp;
1390 tp->rx_info[i].urb = urb;
1391 tp->rx_info[i].buffer = buf;
1392 tp->rx_info[i].head = rx_agg_align(buf);
1393 }
1394
1395 for (i = 0; i < RTL8152_MAX_TX; i++) {
52aec126 1396 buf = kmalloc_node(agg_buf_sz, GFP_KERNEL, node);
ebc2ec48 1397 if (!buf)
1398 goto err1;
1399
1400 if (buf != tx_agg_align(buf)) {
1401 kfree(buf);
52aec126 1402 buf = kmalloc_node(agg_buf_sz + TX_ALIGN, GFP_KERNEL,
8e1f51bd 1403 node);
ebc2ec48 1404 if (!buf)
1405 goto err1;
1406 }
1407
1408 urb = usb_alloc_urb(0, GFP_KERNEL);
1409 if (!urb) {
1410 kfree(buf);
1411 goto err1;
1412 }
1413
1414 INIT_LIST_HEAD(&tp->tx_info[i].list);
1415 tp->tx_info[i].context = tp;
1416 tp->tx_info[i].urb = urb;
1417 tp->tx_info[i].buffer = buf;
1418 tp->tx_info[i].head = tx_agg_align(buf);
1419
1420 list_add_tail(&tp->tx_info[i].list, &tp->tx_free);
1421 }
1422
40a82917 1423 tp->intr_urb = usb_alloc_urb(0, GFP_KERNEL);
1424 if (!tp->intr_urb)
1425 goto err1;
1426
1427 tp->intr_buff = kmalloc(INTBUFSIZE, GFP_KERNEL);
1428 if (!tp->intr_buff)
1429 goto err1;
1430
1431 tp->intr_interval = (int)ep_intr->desc.bInterval;
1432 usb_fill_int_urb(tp->intr_urb, tp->udev, usb_rcvintpipe(tp->udev, 3),
b209af99 1433 tp->intr_buff, INTBUFSIZE, intr_callback,
1434 tp, tp->intr_interval);
40a82917 1435
ebc2ec48 1436 return 0;
1437
1438err1:
1439 free_all_mem(tp);
1440 return -ENOMEM;
1441}
1442
0de98f6c 1443static struct tx_agg *r8152_get_tx_agg(struct r8152 *tp)
1444{
1445 struct tx_agg *agg = NULL;
1446 unsigned long flags;
1447
21949ab7 1448 if (list_empty(&tp->tx_free))
1449 return NULL;
1450
0de98f6c 1451 spin_lock_irqsave(&tp->tx_lock, flags);
1452 if (!list_empty(&tp->tx_free)) {
1453 struct list_head *cursor;
1454
1455 cursor = tp->tx_free.next;
1456 list_del_init(cursor);
1457 agg = list_entry(cursor, struct tx_agg, list);
1458 }
1459 spin_unlock_irqrestore(&tp->tx_lock, flags);
1460
1461 return agg;
1462}
1463
b209af99 1464/* r8152_csum_workaround()
6128d1bb 1465 * The hw limites the value the transport offset. When the offset is out of the
1466 * range, calculate the checksum by sw.
1467 */
1468static void r8152_csum_workaround(struct r8152 *tp, struct sk_buff *skb,
1469 struct sk_buff_head *list)
1470{
1471 if (skb_shinfo(skb)->gso_size) {
1472 netdev_features_t features = tp->netdev->features;
1473 struct sk_buff_head seg_list;
1474 struct sk_buff *segs, *nskb;
1475
a91d45f1 1476 features &= ~(NETIF_F_SG | NETIF_F_IPV6_CSUM | NETIF_F_TSO6);
6128d1bb 1477 segs = skb_gso_segment(skb, features);
1478 if (IS_ERR(segs) || !segs)
1479 goto drop;
1480
1481 __skb_queue_head_init(&seg_list);
1482
1483 do {
1484 nskb = segs;
1485 segs = segs->next;
1486 nskb->next = NULL;
1487 __skb_queue_tail(&seg_list, nskb);
1488 } while (segs);
1489
1490 skb_queue_splice(&seg_list, list);
1491 dev_kfree_skb(skb);
1492 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
1493 if (skb_checksum_help(skb) < 0)
1494 goto drop;
1495
1496 __skb_queue_head(list, skb);
1497 } else {
1498 struct net_device_stats *stats;
1499
1500drop:
1501 stats = &tp->netdev->stats;
1502 stats->tx_dropped++;
1503 dev_kfree_skb(skb);
1504 }
1505}
1506
b209af99 1507/* msdn_giant_send_check()
6128d1bb 1508 * According to the document of microsoft, the TCP Pseudo Header excludes the
1509 * packet length for IPv6 TCP large packets.
1510 */
1511static int msdn_giant_send_check(struct sk_buff *skb)
1512{
1513 const struct ipv6hdr *ipv6h;
1514 struct tcphdr *th;
fcb308d5 1515 int ret;
1516
1517 ret = skb_cow_head(skb, 0);
1518 if (ret)
1519 return ret;
6128d1bb 1520
1521 ipv6h = ipv6_hdr(skb);
1522 th = tcp_hdr(skb);
1523
1524 th->check = 0;
1525 th->check = ~tcp_v6_check(0, &ipv6h->saddr, &ipv6h->daddr, 0);
1526
fcb308d5 1527 return ret;
6128d1bb 1528}
1529
c5554298 1530static inline void rtl_tx_vlan_tag(struct tx_desc *desc, struct sk_buff *skb)
1531{
df8a39de 1532 if (skb_vlan_tag_present(skb)) {
c5554298 1533 u32 opts2;
1534
df8a39de 1535 opts2 = TX_VLAN_TAG | swab16(skb_vlan_tag_get(skb));
c5554298 1536 desc->opts2 |= cpu_to_le32(opts2);
1537 }
1538}
1539
1540static inline void rtl_rx_vlan_tag(struct rx_desc *desc, struct sk_buff *skb)
1541{
1542 u32 opts2 = le32_to_cpu(desc->opts2);
1543
1544 if (opts2 & RX_VLAN_TAG)
1545 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
1546 swab16(opts2 & 0xffff));
1547}
1548
60c89071 1549static int r8152_tx_csum(struct r8152 *tp, struct tx_desc *desc,
1550 struct sk_buff *skb, u32 len, u32 transport_offset)
1551{
1552 u32 mss = skb_shinfo(skb)->gso_size;
1553 u32 opts1, opts2 = 0;
1554 int ret = TX_CSUM_SUCCESS;
1555
1556 WARN_ON_ONCE(len > TX_LEN_MAX);
1557
1558 opts1 = len | TX_FS | TX_LS;
1559
1560 if (mss) {
6128d1bb 1561 if (transport_offset > GTTCPHO_MAX) {
1562 netif_warn(tp, tx_err, tp->netdev,
1563 "Invalid transport offset 0x%x for TSO\n",
1564 transport_offset);
1565 ret = TX_CSUM_TSO;
1566 goto unavailable;
1567 }
1568
6e74d174 1569 switch (vlan_get_protocol(skb)) {
60c89071 1570 case htons(ETH_P_IP):
1571 opts1 |= GTSENDV4;
1572 break;
1573
6128d1bb 1574 case htons(ETH_P_IPV6):
fcb308d5 1575 if (msdn_giant_send_check(skb)) {
1576 ret = TX_CSUM_TSO;
1577 goto unavailable;
1578 }
6128d1bb 1579 opts1 |= GTSENDV6;
6128d1bb 1580 break;
1581
60c89071 1582 default:
1583 WARN_ON_ONCE(1);
1584 break;
1585 }
1586
1587 opts1 |= transport_offset << GTTCPHO_SHIFT;
1588 opts2 |= min(mss, MSS_MAX) << MSS_SHIFT;
1589 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
1590 u8 ip_protocol;
5bd23881 1591
6128d1bb 1592 if (transport_offset > TCPHO_MAX) {
1593 netif_warn(tp, tx_err, tp->netdev,
1594 "Invalid transport offset 0x%x\n",
1595 transport_offset);
1596 ret = TX_CSUM_NONE;
1597 goto unavailable;
1598 }
1599
6e74d174 1600 switch (vlan_get_protocol(skb)) {
5bd23881 1601 case htons(ETH_P_IP):
1602 opts2 |= IPV4_CS;
1603 ip_protocol = ip_hdr(skb)->protocol;
1604 break;
1605
1606 case htons(ETH_P_IPV6):
1607 opts2 |= IPV6_CS;
1608 ip_protocol = ipv6_hdr(skb)->nexthdr;
1609 break;
1610
1611 default:
1612 ip_protocol = IPPROTO_RAW;
1613 break;
1614 }
1615
60c89071 1616 if (ip_protocol == IPPROTO_TCP)
5bd23881 1617 opts2 |= TCP_CS;
60c89071 1618 else if (ip_protocol == IPPROTO_UDP)
5bd23881 1619 opts2 |= UDP_CS;
60c89071 1620 else
5bd23881 1621 WARN_ON_ONCE(1);
5bd23881 1622
60c89071 1623 opts2 |= transport_offset << TCPHO_SHIFT;
5bd23881 1624 }
60c89071 1625
1626 desc->opts2 = cpu_to_le32(opts2);
1627 desc->opts1 = cpu_to_le32(opts1);
1628
6128d1bb 1629unavailable:
60c89071 1630 return ret;
5bd23881 1631}
1632
b1379d9a 1633static int r8152_tx_agg_fill(struct r8152 *tp, struct tx_agg *agg)
1634{
d84130a1 1635 struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue;
9a4be1bd 1636 int remain, ret;
b1379d9a 1637 u8 *tx_data;
1638
d84130a1 1639 __skb_queue_head_init(&skb_head);
0c3121fc 1640 spin_lock(&tx_queue->lock);
d84130a1 1641 skb_queue_splice_init(tx_queue, &skb_head);
0c3121fc 1642 spin_unlock(&tx_queue->lock);
d84130a1 1643
b1379d9a 1644 tx_data = agg->head;
b209af99 1645 agg->skb_num = 0;
1646 agg->skb_len = 0;
52aec126 1647 remain = agg_buf_sz;
b1379d9a 1648
7937f9e5 1649 while (remain >= ETH_ZLEN + sizeof(struct tx_desc)) {
b1379d9a 1650 struct tx_desc *tx_desc;
1651 struct sk_buff *skb;
1652 unsigned int len;
60c89071 1653 u32 offset;
b1379d9a 1654
d84130a1 1655 skb = __skb_dequeue(&skb_head);
b1379d9a 1656 if (!skb)
1657 break;
1658
60c89071 1659 len = skb->len + sizeof(*tx_desc);
1660
1661 if (len > remain) {
d84130a1 1662 __skb_queue_head(&skb_head, skb);
b1379d9a 1663 break;
1664 }
1665
7937f9e5 1666 tx_data = tx_agg_align(tx_data);
b1379d9a 1667 tx_desc = (struct tx_desc *)tx_data;
60c89071 1668
1669 offset = (u32)skb_transport_offset(skb);
1670
6128d1bb 1671 if (r8152_tx_csum(tp, tx_desc, skb, skb->len, offset)) {
1672 r8152_csum_workaround(tp, skb, &skb_head);
1673 continue;
1674 }
60c89071 1675
c5554298 1676 rtl_tx_vlan_tag(tx_desc, skb);
1677
b1379d9a 1678 tx_data += sizeof(*tx_desc);
1679
60c89071 1680 len = skb->len;
1681 if (skb_copy_bits(skb, 0, tx_data, len) < 0) {
1682 struct net_device_stats *stats = &tp->netdev->stats;
1683
1684 stats->tx_dropped++;
1685 dev_kfree_skb_any(skb);
1686 tx_data -= sizeof(*tx_desc);
1687 continue;
1688 }
1689
1690 tx_data += len;
b1379d9a 1691 agg->skb_len += len;
60c89071 1692 agg->skb_num++;
1693
b1379d9a 1694 dev_kfree_skb_any(skb);
1695
52aec126 1696 remain = agg_buf_sz - (int)(tx_agg_align(tx_data) - agg->head);
b1379d9a 1697 }
1698
d84130a1 1699 if (!skb_queue_empty(&skb_head)) {
0c3121fc 1700 spin_lock(&tx_queue->lock);
d84130a1 1701 skb_queue_splice(&skb_head, tx_queue);
0c3121fc 1702 spin_unlock(&tx_queue->lock);
d84130a1 1703 }
1704
0c3121fc 1705 netif_tx_lock(tp->netdev);
dd1b119c 1706
1707 if (netif_queue_stopped(tp->netdev) &&
1708 skb_queue_len(&tp->tx_queue) < tp->tx_qlen)
1709 netif_wake_queue(tp->netdev);
1710
0c3121fc 1711 netif_tx_unlock(tp->netdev);
9a4be1bd 1712
0c3121fc 1713 ret = usb_autopm_get_interface_async(tp->intf);
9a4be1bd 1714 if (ret < 0)
1715 goto out_tx_fill;
dd1b119c 1716
b1379d9a 1717 usb_fill_bulk_urb(agg->urb, tp->udev, usb_sndbulkpipe(tp->udev, 2),
1718 agg->head, (int)(tx_data - (u8 *)agg->head),
1719 (usb_complete_t)write_bulk_callback, agg);
1720
0c3121fc 1721 ret = usb_submit_urb(agg->urb, GFP_ATOMIC);
9a4be1bd 1722 if (ret < 0)
0c3121fc 1723 usb_autopm_put_interface_async(tp->intf);
9a4be1bd 1724
1725out_tx_fill:
1726 return ret;
b1379d9a 1727}
1728
565cab0a 1729static u8 r8152_rx_csum(struct r8152 *tp, struct rx_desc *rx_desc)
1730{
1731 u8 checksum = CHECKSUM_NONE;
1732 u32 opts2, opts3;
1733
1734 if (tp->version == RTL_VER_01)
1735 goto return_result;
1736
1737 opts2 = le32_to_cpu(rx_desc->opts2);
1738 opts3 = le32_to_cpu(rx_desc->opts3);
1739
1740 if (opts2 & RD_IPV4_CS) {
1741 if (opts3 & IPF)
1742 checksum = CHECKSUM_NONE;
1743 else if ((opts2 & RD_UDP_CS) && (opts3 & UDPF))
1744 checksum = CHECKSUM_NONE;
1745 else if ((opts2 & RD_TCP_CS) && (opts3 & TCPF))
1746 checksum = CHECKSUM_NONE;
1747 else
1748 checksum = CHECKSUM_UNNECESSARY;
6128d1bb 1749 } else if (RD_IPV6_CS) {
1750 if ((opts2 & RD_UDP_CS) && !(opts3 & UDPF))
1751 checksum = CHECKSUM_UNNECESSARY;
1752 else if ((opts2 & RD_TCP_CS) && !(opts3 & TCPF))
1753 checksum = CHECKSUM_UNNECESSARY;
565cab0a 1754 }
1755
1756return_result:
1757 return checksum;
1758}
1759
d823ab68 1760static int rx_bottom(struct r8152 *tp, int budget)
ebc2ec48 1761{
a5a4f468 1762 unsigned long flags;
d84130a1 1763 struct list_head *cursor, *next, rx_queue;
e1a2ca92 1764 int ret = 0, work_done = 0;
d823ab68 1765
1766 if (!skb_queue_empty(&tp->rx_queue)) {
1767 while (work_done < budget) {
1768 struct sk_buff *skb = __skb_dequeue(&tp->rx_queue);
1769 struct net_device *netdev = tp->netdev;
1770 struct net_device_stats *stats = &netdev->stats;
1771 unsigned int pkt_len;
1772
1773 if (!skb)
1774 break;
1775
1776 pkt_len = skb->len;
1777 napi_gro_receive(&tp->napi, skb);
1778 work_done++;
1779 stats->rx_packets++;
1780 stats->rx_bytes += pkt_len;
1781 }
1782 }
ebc2ec48 1783
d84130a1 1784 if (list_empty(&tp->rx_done))
d823ab68 1785 goto out1;
d84130a1 1786
1787 INIT_LIST_HEAD(&rx_queue);
a5a4f468 1788 spin_lock_irqsave(&tp->rx_lock, flags);
d84130a1 1789 list_splice_init(&tp->rx_done, &rx_queue);
1790 spin_unlock_irqrestore(&tp->rx_lock, flags);
1791
1792 list_for_each_safe(cursor, next, &rx_queue) {
43a4478d 1793 struct rx_desc *rx_desc;
1794 struct rx_agg *agg;
43a4478d 1795 int len_used = 0;
1796 struct urb *urb;
1797 u8 *rx_data;
43a4478d 1798
ebc2ec48 1799 list_del_init(cursor);
ebc2ec48 1800
1801 agg = list_entry(cursor, struct rx_agg, list);
1802 urb = agg->urb;
0de98f6c 1803 if (urb->actual_length < ETH_ZLEN)
1804 goto submit;
ebc2ec48 1805
ebc2ec48 1806 rx_desc = agg->head;
1807 rx_data = agg->head;
7937f9e5 1808 len_used += sizeof(struct rx_desc);
ebc2ec48 1809
7937f9e5 1810 while (urb->actual_length > len_used) {
43a4478d 1811 struct net_device *netdev = tp->netdev;
05e0f1aa 1812 struct net_device_stats *stats = &netdev->stats;
7937f9e5 1813 unsigned int pkt_len;
43a4478d 1814 struct sk_buff *skb;
1815
7937f9e5 1816 pkt_len = le32_to_cpu(rx_desc->opts1) & RX_LEN_MASK;
ebc2ec48 1817 if (pkt_len < ETH_ZLEN)
1818 break;
1819
7937f9e5 1820 len_used += pkt_len;
1821 if (urb->actual_length < len_used)
1822 break;
1823
8e1f51bd 1824 pkt_len -= CRC_SIZE;
ebc2ec48 1825 rx_data += sizeof(struct rx_desc);
1826
c8d83963 1827 skb = napi_alloc_skb(&tp->napi, pkt_len);
ebc2ec48 1828 if (!skb) {
1829 stats->rx_dropped++;
5e2f7485 1830 goto find_next_rx;
ebc2ec48 1831 }
565cab0a 1832
1833 skb->ip_summed = r8152_rx_csum(tp, rx_desc);
ebc2ec48 1834 memcpy(skb->data, rx_data, pkt_len);
1835 skb_put(skb, pkt_len);
1836 skb->protocol = eth_type_trans(skb, netdev);
c5554298 1837 rtl_rx_vlan_tag(rx_desc, skb);
d823ab68 1838 if (work_done < budget) {
1839 napi_gro_receive(&tp->napi, skb);
1840 work_done++;
1841 stats->rx_packets++;
1842 stats->rx_bytes += pkt_len;
1843 } else {
1844 __skb_queue_tail(&tp->rx_queue, skb);
1845 }
ebc2ec48 1846
5e2f7485 1847find_next_rx:
8e1f51bd 1848 rx_data = rx_agg_align(rx_data + pkt_len + CRC_SIZE);
ebc2ec48 1849 rx_desc = (struct rx_desc *)rx_data;
ebc2ec48 1850 len_used = (int)(rx_data - (u8 *)agg->head);
7937f9e5 1851 len_used += sizeof(struct rx_desc);
ebc2ec48 1852 }
1853
0de98f6c 1854submit:
e1a2ca92 1855 if (!ret) {
1856 ret = r8152_submit_rx(tp, agg, GFP_ATOMIC);
1857 } else {
1858 urb->actual_length = 0;
1859 list_add_tail(&agg->list, next);
1860 }
1861 }
1862
1863 if (!list_empty(&rx_queue)) {
1864 spin_lock_irqsave(&tp->rx_lock, flags);
1865 list_splice_tail(&rx_queue, &tp->rx_done);
1866 spin_unlock_irqrestore(&tp->rx_lock, flags);
ebc2ec48 1867 }
d823ab68 1868
1869out1:
1870 return work_done;
ebc2ec48 1871}
1872
1873static void tx_bottom(struct r8152 *tp)
1874{
ebc2ec48 1875 int res;
1876
b1379d9a 1877 do {
1878 struct tx_agg *agg;
ebc2ec48 1879
b1379d9a 1880 if (skb_queue_empty(&tp->tx_queue))
ebc2ec48 1881 break;
1882
b1379d9a 1883 agg = r8152_get_tx_agg(tp);
1884 if (!agg)
ebc2ec48 1885 break;
ebc2ec48 1886
b1379d9a 1887 res = r8152_tx_agg_fill(tp, agg);
1888 if (res) {
05e0f1aa 1889 struct net_device *netdev = tp->netdev;
ebc2ec48 1890
b1379d9a 1891 if (res == -ENODEV) {
67610496 1892 set_bit(RTL8152_UNPLUG, &tp->flags);
b1379d9a 1893 netif_device_detach(netdev);
1894 } else {
05e0f1aa 1895 struct net_device_stats *stats = &netdev->stats;
1896 unsigned long flags;
1897
b1379d9a 1898 netif_warn(tp, tx_err, netdev,
1899 "failed tx_urb %d\n", res);
1900 stats->tx_dropped += agg->skb_num;
db8515ef 1901
b1379d9a 1902 spin_lock_irqsave(&tp->tx_lock, flags);
1903 list_add_tail(&agg->list, &tp->tx_free);
1904 spin_unlock_irqrestore(&tp->tx_lock, flags);
1905 }
ebc2ec48 1906 }
b1379d9a 1907 } while (res == 0);
ebc2ec48 1908}
1909
d823ab68 1910static void bottom_half(struct r8152 *tp)
ac718b69 1911{
ebc2ec48 1912 if (test_bit(RTL8152_UNPLUG, &tp->flags))
1913 return;
1914
1915 if (!test_bit(WORK_ENABLE, &tp->flags))
ac718b69 1916 return;
ebc2ec48 1917
7559fb2f 1918 /* When link down, the driver would cancel all bulks. */
1919 /* This avoid the re-submitting bulk */
ebc2ec48 1920 if (!netif_carrier_ok(tp->netdev))
ac718b69 1921 return;
ebc2ec48 1922
d823ab68 1923 clear_bit(SCHEDULE_NAPI, &tp->flags);
9451a11c 1924
0c3121fc 1925 tx_bottom(tp);
ebc2ec48 1926}
1927
d823ab68 1928static int r8152_poll(struct napi_struct *napi, int budget)
1929{
1930 struct r8152 *tp = container_of(napi, struct r8152, napi);
1931 int work_done;
1932
1933 work_done = rx_bottom(tp, budget);
1934 bottom_half(tp);
1935
1936 if (work_done < budget) {
1937 napi_complete(napi);
1938 if (!list_empty(&tp->rx_done))
1939 napi_schedule(napi);
1940 }
1941
1942 return work_done;
1943}
1944
ebc2ec48 1945static
1946int r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags)
1947{
a0fccd48 1948 int ret;
1949
ef827a5b 1950 /* The rx would be stopped, so skip submitting */
1951 if (test_bit(RTL8152_UNPLUG, &tp->flags) ||
1952 !test_bit(WORK_ENABLE, &tp->flags) || !netif_carrier_ok(tp->netdev))
1953 return 0;
1954
ebc2ec48 1955 usb_fill_bulk_urb(agg->urb, tp->udev, usb_rcvbulkpipe(tp->udev, 1),
52aec126 1956 agg->head, agg_buf_sz,
b209af99 1957 (usb_complete_t)read_bulk_callback, agg);
ebc2ec48 1958
a0fccd48 1959 ret = usb_submit_urb(agg->urb, mem_flags);
1960 if (ret == -ENODEV) {
1961 set_bit(RTL8152_UNPLUG, &tp->flags);
1962 netif_device_detach(tp->netdev);
1963 } else if (ret) {
1964 struct urb *urb = agg->urb;
1965 unsigned long flags;
1966
1967 urb->actual_length = 0;
1968 spin_lock_irqsave(&tp->rx_lock, flags);
1969 list_add_tail(&agg->list, &tp->rx_done);
1970 spin_unlock_irqrestore(&tp->rx_lock, flags);
d823ab68 1971
1972 netif_err(tp, rx_err, tp->netdev,
1973 "Couldn't submit rx[%p], ret = %d\n", agg, ret);
1974
1975 napi_schedule(&tp->napi);
a0fccd48 1976 }
1977
1978 return ret;
ac718b69 1979}
1980
00a5e360 1981static void rtl_drop_queued_tx(struct r8152 *tp)
1982{
1983 struct net_device_stats *stats = &tp->netdev->stats;
d84130a1 1984 struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue;
00a5e360 1985 struct sk_buff *skb;
1986
d84130a1 1987 if (skb_queue_empty(tx_queue))
1988 return;
1989
1990 __skb_queue_head_init(&skb_head);
2685d410 1991 spin_lock_bh(&tx_queue->lock);
d84130a1 1992 skb_queue_splice_init(tx_queue, &skb_head);
2685d410 1993 spin_unlock_bh(&tx_queue->lock);
d84130a1 1994
1995 while ((skb = __skb_dequeue(&skb_head))) {
00a5e360 1996 dev_kfree_skb(skb);
1997 stats->tx_dropped++;
1998 }
1999}
2000
ac718b69 2001static void rtl8152_tx_timeout(struct net_device *netdev)
2002{
2003 struct r8152 *tp = netdev_priv(netdev);
ebc2ec48 2004
4a8deae2 2005 netif_warn(tp, tx_err, netdev, "Tx timeout\n");
37608f3e 2006
2007 usb_queue_reset_device(tp->intf);
ac718b69 2008}
2009
2010static void rtl8152_set_rx_mode(struct net_device *netdev)
2011{
2012 struct r8152 *tp = netdev_priv(netdev);
2013
51d979fa 2014 if (netif_carrier_ok(netdev)) {
ac718b69 2015 set_bit(RTL8152_SET_RX_MODE, &tp->flags);
40a82917 2016 schedule_delayed_work(&tp->schedule, 0);
2017 }
ac718b69 2018}
2019
2020static void _rtl8152_set_rx_mode(struct net_device *netdev)
2021{
2022 struct r8152 *tp = netdev_priv(netdev);
31787f53 2023 u32 mc_filter[2]; /* Multicast hash filter */
2024 __le32 tmp[2];
ac718b69 2025 u32 ocp_data;
2026
ac718b69 2027 netif_stop_queue(netdev);
2028 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2029 ocp_data &= ~RCR_ACPT_ALL;
2030 ocp_data |= RCR_AB | RCR_APM;
2031
2032 if (netdev->flags & IFF_PROMISC) {
2033 /* Unconditionally log net taps. */
2034 netif_notice(tp, link, netdev, "Promiscuous mode enabled\n");
2035 ocp_data |= RCR_AM | RCR_AAP;
b209af99 2036 mc_filter[1] = 0xffffffff;
2037 mc_filter[0] = 0xffffffff;
ac718b69 2038 } else if ((netdev_mc_count(netdev) > multicast_filter_limit) ||
2039 (netdev->flags & IFF_ALLMULTI)) {
2040 /* Too many to filter perfectly -- accept all multicasts. */
2041 ocp_data |= RCR_AM;
b209af99 2042 mc_filter[1] = 0xffffffff;
2043 mc_filter[0] = 0xffffffff;
ac718b69 2044 } else {
2045 struct netdev_hw_addr *ha;
2046
b209af99 2047 mc_filter[1] = 0;
2048 mc_filter[0] = 0;
ac718b69 2049 netdev_for_each_mc_addr(ha, netdev) {
2050 int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26;
b209af99 2051
ac718b69 2052 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
2053 ocp_data |= RCR_AM;
2054 }
2055 }
2056
31787f53 2057 tmp[0] = __cpu_to_le32(swab32(mc_filter[1]));
2058 tmp[1] = __cpu_to_le32(swab32(mc_filter[0]));
ac718b69 2059
31787f53 2060 pla_ocp_write(tp, PLA_MAR, BYTE_EN_DWORD, sizeof(tmp), tmp);
ac718b69 2061 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2062 netif_wake_queue(netdev);
ac718b69 2063}
2064
a5e31255 2065static netdev_features_t
2066rtl8152_features_check(struct sk_buff *skb, struct net_device *dev,
2067 netdev_features_t features)
2068{
2069 u32 mss = skb_shinfo(skb)->gso_size;
2070 int max_offset = mss ? GTTCPHO_MAX : TCPHO_MAX;
2071 int offset = skb_transport_offset(skb);
2072
2073 if ((mss || skb->ip_summed == CHECKSUM_PARTIAL) && offset > max_offset)
a188222b 2074 features &= ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
a5e31255 2075 else if ((skb->len + sizeof(struct tx_desc)) > agg_buf_sz)
2076 features &= ~NETIF_F_GSO_MASK;
2077
2078 return features;
2079}
2080
ac718b69 2081static netdev_tx_t rtl8152_start_xmit(struct sk_buff *skb,
b209af99 2082 struct net_device *netdev)
ac718b69 2083{
2084 struct r8152 *tp = netdev_priv(netdev);
ac718b69 2085
ebc2ec48 2086 skb_tx_timestamp(skb);
ac718b69 2087
61598788 2088 skb_queue_tail(&tp->tx_queue, skb);
ebc2ec48 2089
0c3121fc 2090 if (!list_empty(&tp->tx_free)) {
2091 if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) {
d823ab68 2092 set_bit(SCHEDULE_NAPI, &tp->flags);
0c3121fc 2093 schedule_delayed_work(&tp->schedule, 0);
2094 } else {
2095 usb_mark_last_busy(tp->udev);
d823ab68 2096 napi_schedule(&tp->napi);
0c3121fc 2097 }
b209af99 2098 } else if (skb_queue_len(&tp->tx_queue) > tp->tx_qlen) {
dd1b119c 2099 netif_stop_queue(netdev);
b209af99 2100 }
dd1b119c 2101
ac718b69 2102 return NETDEV_TX_OK;
2103}
2104
2105static void r8152b_reset_packet_filter(struct r8152 *tp)
2106{
2107 u32 ocp_data;
2108
2109 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_FMC);
2110 ocp_data &= ~FMC_FCR_MCU_EN;
2111 ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data);
2112 ocp_data |= FMC_FCR_MCU_EN;
2113 ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data);
2114}
2115
2116static void rtl8152_nic_reset(struct r8152 *tp)
2117{
2118 int i;
2119
2120 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, CR_RST);
2121
2122 for (i = 0; i < 1000; i++) {
2123 if (!(ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR) & CR_RST))
2124 break;
b209af99 2125 usleep_range(100, 400);
ac718b69 2126 }
2127}
2128
dd1b119c 2129static void set_tx_qlen(struct r8152 *tp)
2130{
2131 struct net_device *netdev = tp->netdev;
2132
52aec126 2133 tp->tx_qlen = agg_buf_sz / (netdev->mtu + VLAN_ETH_HLEN + VLAN_HLEN +
2134 sizeof(struct tx_desc));
dd1b119c 2135}
2136
ac718b69 2137static inline u8 rtl8152_get_speed(struct r8152 *tp)
2138{
2139 return ocp_read_byte(tp, MCU_TYPE_PLA, PLA_PHYSTATUS);
2140}
2141
507605a8 2142static void rtl_set_eee_plus(struct r8152 *tp)
ac718b69 2143{
ebc2ec48 2144 u32 ocp_data;
ac718b69 2145 u8 speed;
2146
2147 speed = rtl8152_get_speed(tp);
ebc2ec48 2148 if (speed & _10bps) {
ac718b69 2149 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR);
ebc2ec48 2150 ocp_data |= EEEP_CR_EEEP_TX;
ac718b69 2151 ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data);
2152 } else {
2153 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR);
ebc2ec48 2154 ocp_data &= ~EEEP_CR_EEEP_TX;
ac718b69 2155 ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data);
2156 }
507605a8 2157}
2158
00a5e360 2159static void rxdy_gated_en(struct r8152 *tp, bool enable)
2160{
2161 u32 ocp_data;
2162
2163 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_MISC_1);
2164 if (enable)
2165 ocp_data |= RXDY_GATED_EN;
2166 else
2167 ocp_data &= ~RXDY_GATED_EN;
2168 ocp_write_word(tp, MCU_TYPE_PLA, PLA_MISC_1, ocp_data);
2169}
2170
445f7f4d 2171static int rtl_start_rx(struct r8152 *tp)
2172{
2173 int i, ret = 0;
2174
2175 INIT_LIST_HEAD(&tp->rx_done);
2176 for (i = 0; i < RTL8152_MAX_RX; i++) {
2177 INIT_LIST_HEAD(&tp->rx_info[i].list);
2178 ret = r8152_submit_rx(tp, &tp->rx_info[i], GFP_KERNEL);
2179 if (ret)
2180 break;
2181 }
2182
7bcf4f60 2183 if (ret && ++i < RTL8152_MAX_RX) {
2184 struct list_head rx_queue;
2185 unsigned long flags;
2186
2187 INIT_LIST_HEAD(&rx_queue);
2188
2189 do {
2190 struct rx_agg *agg = &tp->rx_info[i++];
2191 struct urb *urb = agg->urb;
2192
2193 urb->actual_length = 0;
2194 list_add_tail(&agg->list, &rx_queue);
2195 } while (i < RTL8152_MAX_RX);
2196
2197 spin_lock_irqsave(&tp->rx_lock, flags);
2198 list_splice_tail(&rx_queue, &tp->rx_done);
2199 spin_unlock_irqrestore(&tp->rx_lock, flags);
2200 }
2201
445f7f4d 2202 return ret;
2203}
2204
2205static int rtl_stop_rx(struct r8152 *tp)
2206{
2207 int i;
2208
2209 for (i = 0; i < RTL8152_MAX_RX; i++)
2210 usb_kill_urb(tp->rx_info[i].urb);
2211
d823ab68 2212 while (!skb_queue_empty(&tp->rx_queue))
2213 dev_kfree_skb(__skb_dequeue(&tp->rx_queue));
2214
445f7f4d 2215 return 0;
2216}
2217
507605a8 2218static int rtl_enable(struct r8152 *tp)
2219{
2220 u32 ocp_data;
ac718b69 2221
2222 r8152b_reset_packet_filter(tp);
2223
2224 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR);
2225 ocp_data |= CR_RE | CR_TE;
2226 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, ocp_data);
2227
00a5e360 2228 rxdy_gated_en(tp, false);
ac718b69 2229
aa2e0926 2230 return 0;
ac718b69 2231}
2232
507605a8 2233static int rtl8152_enable(struct r8152 *tp)
2234{
6871438c 2235 if (test_bit(RTL8152_UNPLUG, &tp->flags))
2236 return -ENODEV;
2237
507605a8 2238 set_tx_qlen(tp);
2239 rtl_set_eee_plus(tp);
2240
2241 return rtl_enable(tp);
2242}
2243
464ec10a 2244static void r8153_set_rx_early_timeout(struct r8152 *tp)
43779f8d 2245{
464ec10a 2246 u32 ocp_data = tp->coalesce / 8;
43779f8d 2247
464ec10a 2248 ocp_write_word(tp, MCU_TYPE_USB, USB_RX_EARLY_TIMEOUT, ocp_data);
2249}
2250
2251static void r8153_set_rx_early_size(struct r8152 *tp)
2252{
2253 u32 mtu = tp->netdev->mtu;
a59e6d81 2254 u32 ocp_data = (agg_buf_sz - mtu - VLAN_ETH_HLEN - VLAN_HLEN) / 8;
464ec10a 2255
2256 ocp_write_word(tp, MCU_TYPE_USB, USB_RX_EARLY_SIZE, ocp_data);
43779f8d 2257}
2258
2259static int rtl8153_enable(struct r8152 *tp)
2260{
6871438c 2261 if (test_bit(RTL8152_UNPLUG, &tp->flags))
2262 return -ENODEV;
2263
b214396f 2264 usb_disable_lpm(tp->udev);
43779f8d 2265 set_tx_qlen(tp);
2266 rtl_set_eee_plus(tp);
464ec10a 2267 r8153_set_rx_early_timeout(tp);
2268 r8153_set_rx_early_size(tp);
43779f8d 2269
2270 return rtl_enable(tp);
2271}
2272
d70b1137 2273static void rtl_disable(struct r8152 *tp)
ac718b69 2274{
ebc2ec48 2275 u32 ocp_data;
2276 int i;
ac718b69 2277
6871438c 2278 if (test_bit(RTL8152_UNPLUG, &tp->flags)) {
2279 rtl_drop_queued_tx(tp);
2280 return;
2281 }
2282
ac718b69 2283 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2284 ocp_data &= ~RCR_ACPT_ALL;
2285 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2286
00a5e360 2287 rtl_drop_queued_tx(tp);
ebc2ec48 2288
2289 for (i = 0; i < RTL8152_MAX_TX; i++)
2290 usb_kill_urb(tp->tx_info[i].urb);
ac718b69 2291
00a5e360 2292 rxdy_gated_en(tp, true);
ac718b69 2293
2294 for (i = 0; i < 1000; i++) {
2295 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2296 if ((ocp_data & FIFO_EMPTY) == FIFO_EMPTY)
2297 break;
8ddfa077 2298 usleep_range(1000, 2000);
ac718b69 2299 }
2300
2301 for (i = 0; i < 1000; i++) {
2302 if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0) & TCR0_TX_EMPTY)
2303 break;
8ddfa077 2304 usleep_range(1000, 2000);
ac718b69 2305 }
2306
445f7f4d 2307 rtl_stop_rx(tp);
ac718b69 2308
2309 rtl8152_nic_reset(tp);
2310}
2311
00a5e360 2312static void r8152_power_cut_en(struct r8152 *tp, bool enable)
2313{
2314 u32 ocp_data;
2315
2316 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_UPS_CTRL);
2317 if (enable)
2318 ocp_data |= POWER_CUT;
2319 else
2320 ocp_data &= ~POWER_CUT;
2321 ocp_write_word(tp, MCU_TYPE_USB, USB_UPS_CTRL, ocp_data);
2322
2323 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS);
2324 ocp_data &= ~RESUME_INDICATE;
2325 ocp_write_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS, ocp_data);
00a5e360 2326}
2327
c5554298 2328static void rtl_rx_vlan_en(struct r8152 *tp, bool enable)
2329{
2330 u32 ocp_data;
2331
2332 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR);
2333 if (enable)
2334 ocp_data |= CPCR_RX_VLAN;
2335 else
2336 ocp_data &= ~CPCR_RX_VLAN;
2337 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data);
2338}
2339
2340static int rtl8152_set_features(struct net_device *dev,
2341 netdev_features_t features)
2342{
2343 netdev_features_t changed = features ^ dev->features;
2344 struct r8152 *tp = netdev_priv(dev);
405f8a0e 2345 int ret;
2346
2347 ret = usb_autopm_get_interface(tp->intf);
2348 if (ret < 0)
2349 goto out;
c5554298 2350
b5403273 2351 mutex_lock(&tp->control);
2352
c5554298 2353 if (changed & NETIF_F_HW_VLAN_CTAG_RX) {
2354 if (features & NETIF_F_HW_VLAN_CTAG_RX)
2355 rtl_rx_vlan_en(tp, true);
2356 else
2357 rtl_rx_vlan_en(tp, false);
2358 }
2359
b5403273 2360 mutex_unlock(&tp->control);
2361
405f8a0e 2362 usb_autopm_put_interface(tp->intf);
2363
2364out:
2365 return ret;
c5554298 2366}
2367
21ff2e89 2368#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
2369
2370static u32 __rtl_get_wol(struct r8152 *tp)
2371{
2372 u32 ocp_data;
2373 u32 wolopts = 0;
2374
21ff2e89 2375 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34);
2376 if (ocp_data & LINK_ON_WAKE_EN)
2377 wolopts |= WAKE_PHY;
2378
2379 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG5);
2380 if (ocp_data & UWF_EN)
2381 wolopts |= WAKE_UCAST;
2382 if (ocp_data & BWF_EN)
2383 wolopts |= WAKE_BCAST;
2384 if (ocp_data & MWF_EN)
2385 wolopts |= WAKE_MCAST;
2386
2387 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL);
2388 if (ocp_data & MAGIC_EN)
2389 wolopts |= WAKE_MAGIC;
2390
2391 return wolopts;
2392}
2393
2394static void __rtl_set_wol(struct r8152 *tp, u32 wolopts)
2395{
2396 u32 ocp_data;
2397
2398 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG);
2399
2400 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34);
2401 ocp_data &= ~LINK_ON_WAKE_EN;
2402 if (wolopts & WAKE_PHY)
2403 ocp_data |= LINK_ON_WAKE_EN;
2404 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG34, ocp_data);
2405
2406 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG5);
92f7d07d 2407 ocp_data &= ~(UWF_EN | BWF_EN | MWF_EN);
21ff2e89 2408 if (wolopts & WAKE_UCAST)
2409 ocp_data |= UWF_EN;
2410 if (wolopts & WAKE_BCAST)
2411 ocp_data |= BWF_EN;
2412 if (wolopts & WAKE_MCAST)
2413 ocp_data |= MWF_EN;
21ff2e89 2414 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG5, ocp_data);
2415
2416 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML);
2417
2418 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL);
2419 ocp_data &= ~MAGIC_EN;
2420 if (wolopts & WAKE_MAGIC)
2421 ocp_data |= MAGIC_EN;
2422 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL, ocp_data);
2423
2424 if (wolopts & WAKE_ANY)
2425 device_set_wakeup_enable(&tp->udev->dev, true);
2426 else
2427 device_set_wakeup_enable(&tp->udev->dev, false);
2428}
2429
b214396f 2430static void r8153_u1u2en(struct r8152 *tp, bool enable)
2431{
2432 u8 u1u2[8];
2433
2434 if (enable)
2435 memset(u1u2, 0xff, sizeof(u1u2));
2436 else
2437 memset(u1u2, 0x00, sizeof(u1u2));
2438
2439 usb_ocp_write(tp, USB_TOLERANCE, BYTE_EN_SIX_BYTES, sizeof(u1u2), u1u2);
2440}
2441
2442static void r8153_u2p3en(struct r8152 *tp, bool enable)
2443{
2444 u32 ocp_data;
2445
2446 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL);
2447 if (enable && tp->version != RTL_VER_03 && tp->version != RTL_VER_04)
2448 ocp_data |= U2P3_ENABLE;
2449 else
2450 ocp_data &= ~U2P3_ENABLE;
2451 ocp_write_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL, ocp_data);
2452}
2453
2454static void r8153_power_cut_en(struct r8152 *tp, bool enable)
2455{
2456 u32 ocp_data;
2457
2458 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_POWER_CUT);
2459 if (enable)
2460 ocp_data |= PWR_EN | PHASE2_EN;
2461 else
2462 ocp_data &= ~(PWR_EN | PHASE2_EN);
2463 ocp_write_word(tp, MCU_TYPE_USB, USB_POWER_CUT, ocp_data);
2464
2465 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_MISC_0);
2466 ocp_data &= ~PCUT_STATUS;
2467 ocp_write_word(tp, MCU_TYPE_USB, USB_MISC_0, ocp_data);
2468}
2469
7daed8dc 2470static bool rtl_can_wakeup(struct r8152 *tp)
2471{
2472 struct usb_device *udev = tp->udev;
2473
2474 return (udev->actconfig->desc.bmAttributes & USB_CONFIG_ATT_WAKEUP);
2475}
2476
9a4be1bd 2477static void rtl_runtime_suspend_enable(struct r8152 *tp, bool enable)
2478{
2479 if (enable) {
2480 u32 ocp_data;
2481
2482 __rtl_set_wol(tp, WAKE_ANY);
2483
2484 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG);
2485
2486 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34);
2487 ocp_data |= LINK_OFF_WAKE_EN;
2488 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG34, ocp_data);
2489
2490 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML);
2491 } else {
f95ae8a0 2492 u32 ocp_data;
2493
9a4be1bd 2494 __rtl_set_wol(tp, tp->saved_wolopts);
f95ae8a0 2495
2496 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG);
2497
2498 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34);
2499 ocp_data &= ~LINK_OFF_WAKE_EN;
2500 ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG34, ocp_data);
2501
2502 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML);
2609af19 2503 }
2504}
f95ae8a0 2505
2609af19 2506static void rtl8153_runtime_enable(struct r8152 *tp, bool enable)
2507{
2508 rtl_runtime_suspend_enable(tp, enable);
2509
2510 if (enable) {
2511 r8153_u1u2en(tp, false);
2512 r8153_u2p3en(tp, false);
2513 } else {
b214396f 2514 r8153_u2p3en(tp, true);
2515 r8153_u1u2en(tp, true);
9a4be1bd 2516 }
2517}
2518
4349968a 2519static void r8153_teredo_off(struct r8152 *tp)
2520{
2521 u32 ocp_data;
2522
2523 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG);
2524 ocp_data &= ~(TEREDO_SEL | TEREDO_RS_EVENT_MASK | OOB_TEREDO_EN);
2525 ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data);
2526
2527 ocp_write_word(tp, MCU_TYPE_PLA, PLA_WDT6_CTRL, WDT6_SET_MODE);
2528 ocp_write_word(tp, MCU_TYPE_PLA, PLA_REALWOW_TIMER, 0);
2529 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TEREDO_TIMER, 0);
2530}
2531
93fe9b18 2532static void rtl_reset_bmu(struct r8152 *tp)
2533{
2534 u32 ocp_data;
2535
2536 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_BMU_RESET);
2537 ocp_data &= ~(BMU_RESET_EP_IN | BMU_RESET_EP_OUT);
2538 ocp_write_byte(tp, MCU_TYPE_USB, USB_BMU_RESET, ocp_data);
2539 ocp_data |= BMU_RESET_EP_IN | BMU_RESET_EP_OUT;
2540 ocp_write_byte(tp, MCU_TYPE_USB, USB_BMU_RESET, ocp_data);
2541}
2542
cda9fb01 2543static void r8152_aldps_en(struct r8152 *tp, bool enable)
4349968a 2544{
cda9fb01 2545 if (enable) {
2546 ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPWRSAVE | ENPDNPS |
2547 LINKENA | DIS_SDSAVE);
2548 } else {
2549 ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPDNPS | LINKENA |
2550 DIS_SDSAVE);
2551 msleep(20);
2552 }
4349968a 2553}
2554
e6449539 2555static inline void r8152_mmd_indirect(struct r8152 *tp, u16 dev, u16 reg)
2556{
2557 ocp_reg_write(tp, OCP_EEE_AR, FUN_ADDR | dev);
2558 ocp_reg_write(tp, OCP_EEE_DATA, reg);
2559 ocp_reg_write(tp, OCP_EEE_AR, FUN_DATA | dev);
2560}
2561
2562static u16 r8152_mmd_read(struct r8152 *tp, u16 dev, u16 reg)
2563{
2564 u16 data;
2565
2566 r8152_mmd_indirect(tp, dev, reg);
2567 data = ocp_reg_read(tp, OCP_EEE_DATA);
2568 ocp_reg_write(tp, OCP_EEE_AR, 0x0000);
2569
2570 return data;
2571}
2572
2573static void r8152_mmd_write(struct r8152 *tp, u16 dev, u16 reg, u16 data)
2574{
2575 r8152_mmd_indirect(tp, dev, reg);
2576 ocp_reg_write(tp, OCP_EEE_DATA, data);
2577 ocp_reg_write(tp, OCP_EEE_AR, 0x0000);
2578}
2579
2580static void r8152_eee_en(struct r8152 *tp, bool enable)
2581{
2582 u16 config1, config2, config3;
2583 u32 ocp_data;
2584
2585 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR);
2586 config1 = ocp_reg_read(tp, OCP_EEE_CONFIG1) & ~sd_rise_time_mask;
2587 config2 = ocp_reg_read(tp, OCP_EEE_CONFIG2);
2588 config3 = ocp_reg_read(tp, OCP_EEE_CONFIG3) & ~fast_snr_mask;
2589
2590 if (enable) {
2591 ocp_data |= EEE_RX_EN | EEE_TX_EN;
2592 config1 |= EEE_10_CAP | EEE_NWAY_EN | TX_QUIET_EN | RX_QUIET_EN;
2593 config1 |= sd_rise_time(1);
2594 config2 |= RG_DACQUIET_EN | RG_LDVQUIET_EN;
2595 config3 |= fast_snr(42);
2596 } else {
2597 ocp_data &= ~(EEE_RX_EN | EEE_TX_EN);
2598 config1 &= ~(EEE_10_CAP | EEE_NWAY_EN | TX_QUIET_EN |
2599 RX_QUIET_EN);
2600 config1 |= sd_rise_time(7);
2601 config2 &= ~(RG_DACQUIET_EN | RG_LDVQUIET_EN);
2602 config3 |= fast_snr(511);
2603 }
2604
2605 ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data);
2606 ocp_reg_write(tp, OCP_EEE_CONFIG1, config1);
2607 ocp_reg_write(tp, OCP_EEE_CONFIG2, config2);
2608 ocp_reg_write(tp, OCP_EEE_CONFIG3, config3);
2609}
2610
2611static void r8152b_enable_eee(struct r8152 *tp)
2612{
2613 r8152_eee_en(tp, true);
2614 r8152_mmd_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, MDIO_EEE_100TX);
2615}
2616
2617static void r8152b_enable_fc(struct r8152 *tp)
2618{
2619 u16 anar;
2620
2621 anar = r8152_mdio_read(tp, MII_ADVERTISE);
2622 anar |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
2623 r8152_mdio_write(tp, MII_ADVERTISE, anar);
2624}
2625
d70b1137 2626static void rtl8152_disable(struct r8152 *tp)
2627{
cda9fb01 2628 r8152_aldps_en(tp, false);
d70b1137 2629 rtl_disable(tp);
cda9fb01 2630 r8152_aldps_en(tp, true);
d70b1137 2631}
2632
4349968a 2633static void r8152b_hw_phy_cfg(struct r8152 *tp)
2634{
aa66a5f1 2635 set_bit(PHY_RESET, &tp->flags);
4349968a 2636}
2637
ac718b69 2638static void r8152b_exit_oob(struct r8152 *tp)
2639{
db8515ef 2640 u32 ocp_data;
2641 int i;
ac718b69 2642
2643 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2644 ocp_data &= ~RCR_ACPT_ALL;
2645 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2646
00a5e360 2647 rxdy_gated_en(tp, true);
da9bd117 2648 r8153_teredo_off(tp);
ac718b69 2649 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML);
2650 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, 0x00);
2651
2652 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2653 ocp_data &= ~NOW_IS_OOB;
2654 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2655
2656 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2657 ocp_data &= ~MCU_BORW_EN;
2658 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2659
2660 for (i = 0; i < 1000; i++) {
2661 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2662 if (ocp_data & LINK_LIST_READY)
2663 break;
8ddfa077 2664 usleep_range(1000, 2000);
ac718b69 2665 }
2666
2667 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2668 ocp_data |= RE_INIT_LL;
2669 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2670
2671 for (i = 0; i < 1000; i++) {
2672 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2673 if (ocp_data & LINK_LIST_READY)
2674 break;
8ddfa077 2675 usleep_range(1000, 2000);
ac718b69 2676 }
2677
2678 rtl8152_nic_reset(tp);
2679
2680 /* rx share fifo credit full threshold */
2681 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL);
2682
a3cc465d 2683 if (tp->udev->speed == USB_SPEED_FULL ||
2684 tp->udev->speed == USB_SPEED_LOW) {
ac718b69 2685 /* rx share fifo credit near full threshold */
2686 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1,
2687 RXFIFO_THR2_FULL);
2688 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2,
2689 RXFIFO_THR3_FULL);
2690 } else {
2691 /* rx share fifo credit near full threshold */
2692 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1,
2693 RXFIFO_THR2_HIGH);
2694 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2,
2695 RXFIFO_THR3_HIGH);
2696 }
2697
2698 /* TX share fifo free credit full threshold */
2699 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL);
2700
2701 ocp_write_byte(tp, MCU_TYPE_USB, USB_TX_AGG, TX_AGG_MAX_THRESHOLD);
8e1f51bd 2702 ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, RX_THR_HIGH);
ac718b69 2703 ocp_write_dword(tp, MCU_TYPE_USB, USB_TX_DMA,
2704 TEST_MODE_DISABLE | TX_SIZE_ADJUST1);
2705
c5554298 2706 rtl_rx_vlan_en(tp, tp->netdev->features & NETIF_F_HW_VLAN_CTAG_RX);
ac718b69 2707
2708 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS);
2709
2710 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0);
2711 ocp_data |= TCR0_AUTO_FIFO;
2712 ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data);
2713}
2714
2715static void r8152b_enter_oob(struct r8152 *tp)
2716{
45f4a19f 2717 u32 ocp_data;
2718 int i;
ac718b69 2719
2720 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2721 ocp_data &= ~NOW_IS_OOB;
2722 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2723
2724 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_OOB);
2725 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_OOB);
2726 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_OOB);
2727
d70b1137 2728 rtl_disable(tp);
ac718b69 2729
2730 for (i = 0; i < 1000; i++) {
2731 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2732 if (ocp_data & LINK_LIST_READY)
2733 break;
8ddfa077 2734 usleep_range(1000, 2000);
ac718b69 2735 }
2736
2737 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2738 ocp_data |= RE_INIT_LL;
2739 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2740
2741 for (i = 0; i < 1000; i++) {
2742 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2743 if (ocp_data & LINK_LIST_READY)
2744 break;
8ddfa077 2745 usleep_range(1000, 2000);
ac718b69 2746 }
2747
2748 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS);
2749
c5554298 2750 rtl_rx_vlan_en(tp, true);
ac718b69 2751
2752 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR);
2753 ocp_data |= ALDPS_PROXY_MODE;
2754 ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data);
2755
2756 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2757 ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB;
2758 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2759
00a5e360 2760 rxdy_gated_en(tp, false);
ac718b69 2761
2762 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2763 ocp_data |= RCR_APM | RCR_AM | RCR_AB;
2764 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2765}
2766
e6449539 2767static void r8153_aldps_en(struct r8152 *tp, bool enable)
2768{
2769 u16 data;
2770
2771 data = ocp_reg_read(tp, OCP_POWER_CFG);
2772 if (enable) {
2773 data |= EN_ALDPS;
2774 ocp_reg_write(tp, OCP_POWER_CFG, data);
2775 } else {
2776 data &= ~EN_ALDPS;
2777 ocp_reg_write(tp, OCP_POWER_CFG, data);
2778 msleep(20);
2779 }
2780}
2781
2782static void r8153_eee_en(struct r8152 *tp, bool enable)
2783{
2784 u32 ocp_data;
2785 u16 config;
2786
2787 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR);
2788 config = ocp_reg_read(tp, OCP_EEE_CFG);
2789
2790 if (enable) {
2791 ocp_data |= EEE_RX_EN | EEE_TX_EN;
2792 config |= EEE10_EN;
2793 } else {
2794 ocp_data &= ~(EEE_RX_EN | EEE_TX_EN);
2795 config &= ~EEE10_EN;
2796 }
2797
2798 ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data);
2799 ocp_reg_write(tp, OCP_EEE_CFG, config);
2800}
2801
2802static void r8153_enable_eee(struct r8152 *tp)
2803{
2804 r8153_eee_en(tp, true);
2805 ocp_reg_write(tp, OCP_EEE_ADV, MDIO_EEE_1000T | MDIO_EEE_100TX);
2806}
2807
43779f8d 2808static void r8153_hw_phy_cfg(struct r8152 *tp)
2809{
2810 u32 ocp_data;
2811 u16 data;
2812
43779f8d 2813 if (tp->version == RTL_VER_03) {
2814 data = ocp_reg_read(tp, OCP_EEE_CFG);
2815 data &= ~CTAP_SHORT_EN;
2816 ocp_reg_write(tp, OCP_EEE_CFG, data);
2817 }
2818
2819 data = ocp_reg_read(tp, OCP_POWER_CFG);
2820 data |= EEE_CLKDIV_EN;
2821 ocp_reg_write(tp, OCP_POWER_CFG, data);
2822
2823 data = ocp_reg_read(tp, OCP_DOWN_SPEED);
2824 data |= EN_10M_BGOFF;
2825 ocp_reg_write(tp, OCP_DOWN_SPEED, data);
2826 data = ocp_reg_read(tp, OCP_POWER_CFG);
2827 data |= EN_10M_PLLOFF;
2828 ocp_reg_write(tp, OCP_POWER_CFG, data);
b4d99def 2829 sram_write(tp, SRAM_IMPEDANCE, 0x0b13);
43779f8d 2830
2831 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR);
2832 ocp_data |= PFM_PWM_SWITCH;
2833 ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data);
2834
b4d99def 2835 /* Enable LPF corner auto tune */
2836 sram_write(tp, SRAM_LPF_CFG, 0xf70f);
43779f8d 2837
b4d99def 2838 /* Adjust 10M Amplitude */
2839 sram_write(tp, SRAM_10M_AMP1, 0x00af);
2840 sram_write(tp, SRAM_10M_AMP2, 0x0208);
aa66a5f1 2841
2842 set_bit(PHY_RESET, &tp->flags);
43779f8d 2843}
2844
43779f8d 2845static void r8153_first_init(struct r8152 *tp)
2846{
2847 u32 ocp_data;
2848 int i;
2849
00a5e360 2850 rxdy_gated_en(tp, true);
43779f8d 2851 r8153_teredo_off(tp);
2852
2853 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2854 ocp_data &= ~RCR_ACPT_ALL;
2855 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2856
43779f8d 2857 rtl8152_nic_reset(tp);
93fe9b18 2858 rtl_reset_bmu(tp);
43779f8d 2859
2860 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2861 ocp_data &= ~NOW_IS_OOB;
2862 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2863
2864 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2865 ocp_data &= ~MCU_BORW_EN;
2866 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2867
2868 for (i = 0; i < 1000; i++) {
2869 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2870 if (ocp_data & LINK_LIST_READY)
2871 break;
8ddfa077 2872 usleep_range(1000, 2000);
43779f8d 2873 }
2874
2875 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2876 ocp_data |= RE_INIT_LL;
2877 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2878
2879 for (i = 0; i < 1000; i++) {
2880 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2881 if (ocp_data & LINK_LIST_READY)
2882 break;
8ddfa077 2883 usleep_range(1000, 2000);
43779f8d 2884 }
2885
c5554298 2886 rtl_rx_vlan_en(tp, tp->netdev->features & NETIF_F_HW_VLAN_CTAG_RX);
43779f8d 2887
69b4b7a4 2888 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8153_RMS);
2889 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_MTPS, MTPS_JUMBO);
43779f8d 2890
2891 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0);
2892 ocp_data |= TCR0_AUTO_FIFO;
2893 ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data);
2894
2895 rtl8152_nic_reset(tp);
2896
2897 /* rx share fifo credit full threshold */
2898 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL);
2899 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_NORMAL);
2900 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_NORMAL);
2901 /* TX share fifo free credit full threshold */
2902 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL2);
2903
9629e3c0 2904 /* rx aggregation */
43779f8d 2905 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL);
e90fba8d 2906 ocp_data &= ~(RX_AGG_DISABLE | RX_ZERO_EN);
43779f8d 2907 ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data);
2908}
2909
2910static void r8153_enter_oob(struct r8152 *tp)
2911{
2912 u32 ocp_data;
2913 int i;
2914
2915 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2916 ocp_data &= ~NOW_IS_OOB;
2917 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2918
d70b1137 2919 rtl_disable(tp);
93fe9b18 2920 rtl_reset_bmu(tp);
43779f8d 2921
2922 for (i = 0; i < 1000; i++) {
2923 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2924 if (ocp_data & LINK_LIST_READY)
2925 break;
8ddfa077 2926 usleep_range(1000, 2000);
43779f8d 2927 }
2928
2929 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7);
2930 ocp_data |= RE_INIT_LL;
2931 ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data);
2932
2933 for (i = 0; i < 1000; i++) {
2934 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2935 if (ocp_data & LINK_LIST_READY)
2936 break;
8ddfa077 2937 usleep_range(1000, 2000);
43779f8d 2938 }
2939
69b4b7a4 2940 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8153_RMS);
43779f8d 2941
43779f8d 2942 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG);
2943 ocp_data &= ~TEREDO_WAKE_MASK;
2944 ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data);
2945
c5554298 2946 rtl_rx_vlan_en(tp, true);
43779f8d 2947
2948 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR);
2949 ocp_data |= ALDPS_PROXY_MODE;
2950 ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data);
2951
2952 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL);
2953 ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB;
2954 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data);
2955
00a5e360 2956 rxdy_gated_en(tp, false);
43779f8d 2957
2958 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR);
2959 ocp_data |= RCR_APM | RCR_AM | RCR_AB;
2960 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data);
2961}
2962
d70b1137 2963static void rtl8153_disable(struct r8152 *tp)
2964{
cda9fb01 2965 r8153_aldps_en(tp, false);
d70b1137 2966 rtl_disable(tp);
93fe9b18 2967 rtl_reset_bmu(tp);
cda9fb01 2968 r8153_aldps_en(tp, true);
b214396f 2969 usb_enable_lpm(tp->udev);
d70b1137 2970}
2971
ac718b69 2972static int rtl8152_set_speed(struct r8152 *tp, u8 autoneg, u16 speed, u8 duplex)
2973{
43779f8d 2974 u16 bmcr, anar, gbcr;
ac718b69 2975 int ret = 0;
2976
ac718b69 2977 anar = r8152_mdio_read(tp, MII_ADVERTISE);
2978 anar &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
2979 ADVERTISE_100HALF | ADVERTISE_100FULL);
43779f8d 2980 if (tp->mii.supports_gmii) {
2981 gbcr = r8152_mdio_read(tp, MII_CTRL1000);
2982 gbcr &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
2983 } else {
2984 gbcr = 0;
2985 }
ac718b69 2986
2987 if (autoneg == AUTONEG_DISABLE) {
2988 if (speed == SPEED_10) {
2989 bmcr = 0;
2990 anar |= ADVERTISE_10HALF | ADVERTISE_10FULL;
2991 } else if (speed == SPEED_100) {
2992 bmcr = BMCR_SPEED100;
2993 anar |= ADVERTISE_100HALF | ADVERTISE_100FULL;
43779f8d 2994 } else if (speed == SPEED_1000 && tp->mii.supports_gmii) {
2995 bmcr = BMCR_SPEED1000;
2996 gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
ac718b69 2997 } else {
2998 ret = -EINVAL;
2999 goto out;
3000 }
3001
3002 if (duplex == DUPLEX_FULL)
3003 bmcr |= BMCR_FULLDPLX;
3004 } else {
3005 if (speed == SPEED_10) {
3006 if (duplex == DUPLEX_FULL)
3007 anar |= ADVERTISE_10HALF | ADVERTISE_10FULL;
3008 else
3009 anar |= ADVERTISE_10HALF;
3010 } else if (speed == SPEED_100) {
3011 if (duplex == DUPLEX_FULL) {
3012 anar |= ADVERTISE_10HALF | ADVERTISE_10FULL;
3013 anar |= ADVERTISE_100HALF | ADVERTISE_100FULL;
3014 } else {
3015 anar |= ADVERTISE_10HALF;
3016 anar |= ADVERTISE_100HALF;
3017 }
43779f8d 3018 } else if (speed == SPEED_1000 && tp->mii.supports_gmii) {
3019 if (duplex == DUPLEX_FULL) {
3020 anar |= ADVERTISE_10HALF | ADVERTISE_10FULL;
3021 anar |= ADVERTISE_100HALF | ADVERTISE_100FULL;
3022 gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
3023 } else {
3024 anar |= ADVERTISE_10HALF;
3025 anar |= ADVERTISE_100HALF;
3026 gbcr |= ADVERTISE_1000HALF;
3027 }
ac718b69 3028 } else {
3029 ret = -EINVAL;
3030 goto out;
3031 }
3032
3033 bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
3034 }
3035
fae56178 3036 if (test_and_clear_bit(PHY_RESET, &tp->flags))
aa66a5f1 3037 bmcr |= BMCR_RESET;
3038
43779f8d 3039 if (tp->mii.supports_gmii)
3040 r8152_mdio_write(tp, MII_CTRL1000, gbcr);
3041
ac718b69 3042 r8152_mdio_write(tp, MII_ADVERTISE, anar);
3043 r8152_mdio_write(tp, MII_BMCR, bmcr);
3044
fae56178 3045 if (bmcr & BMCR_RESET) {
aa66a5f1 3046 int i;
3047
aa66a5f1 3048 for (i = 0; i < 50; i++) {
3049 msleep(20);
3050 if ((r8152_mdio_read(tp, MII_BMCR) & BMCR_RESET) == 0)
3051 break;
3052 }
3053 }
3054
ac718b69 3055out:
ac718b69 3056 return ret;
3057}
3058
d70b1137 3059static void rtl8152_up(struct r8152 *tp)
3060{
3061 if (test_bit(RTL8152_UNPLUG, &tp->flags))
3062 return;
3063
cda9fb01 3064 r8152_aldps_en(tp, false);
d70b1137 3065 r8152b_exit_oob(tp);
cda9fb01 3066 r8152_aldps_en(tp, true);
d70b1137 3067}
3068
ac718b69 3069static void rtl8152_down(struct r8152 *tp)
3070{
6871438c 3071 if (test_bit(RTL8152_UNPLUG, &tp->flags)) {
3072 rtl_drop_queued_tx(tp);
3073 return;
3074 }
3075
00a5e360 3076 r8152_power_cut_en(tp, false);
cda9fb01 3077 r8152_aldps_en(tp, false);
ac718b69 3078 r8152b_enter_oob(tp);
cda9fb01 3079 r8152_aldps_en(tp, true);
ac718b69 3080}
3081
d70b1137 3082static void rtl8153_up(struct r8152 *tp)
3083{
3084 if (test_bit(RTL8152_UNPLUG, &tp->flags))
3085 return;
3086
b214396f 3087 r8153_u1u2en(tp, false);
cda9fb01 3088 r8153_aldps_en(tp, false);
d70b1137 3089 r8153_first_init(tp);
cda9fb01 3090 r8153_aldps_en(tp, true);
b214396f 3091 r8153_u2p3en(tp, true);
3092 r8153_u1u2en(tp, true);
3093 usb_enable_lpm(tp->udev);
d70b1137 3094}
3095
43779f8d 3096static void rtl8153_down(struct r8152 *tp)
3097{
6871438c 3098 if (test_bit(RTL8152_UNPLUG, &tp->flags)) {
3099 rtl_drop_queued_tx(tp);
3100 return;
3101 }
3102
b9702723 3103 r8153_u1u2en(tp, false);
b214396f 3104 r8153_u2p3en(tp, false);
b9702723 3105 r8153_power_cut_en(tp, false);
cda9fb01 3106 r8153_aldps_en(tp, false);
43779f8d 3107 r8153_enter_oob(tp);
cda9fb01 3108 r8153_aldps_en(tp, true);
43779f8d 3109}
3110
2dd49e0f 3111static bool rtl8152_in_nway(struct r8152 *tp)
3112{
3113 u16 nway_state;
3114
3115 ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, 0x2000);
3116 tp->ocp_base = 0x2000;
3117 ocp_write_byte(tp, MCU_TYPE_PLA, 0xb014, 0x4c); /* phy state */
3118 nway_state = ocp_read_word(tp, MCU_TYPE_PLA, 0xb01a);
3119
3120 /* bit 15: TXDIS_STATE, bit 14: ABD_STATE */
3121 if (nway_state & 0xc000)
3122 return false;
3123 else
3124 return true;
3125}
3126
3127static bool rtl8153_in_nway(struct r8152 *tp)
3128{
3129 u16 phy_state = ocp_reg_read(tp, OCP_PHY_STATE) & 0xff;
3130
3131 if (phy_state == TXDIS_STATE || phy_state == ABD_STATE)
3132 return false;
3133 else
3134 return true;
3135}
3136
ac718b69 3137static void set_carrier(struct r8152 *tp)
3138{
3139 struct net_device *netdev = tp->netdev;
3140 u8 speed;
3141
3142 speed = rtl8152_get_speed(tp);
3143
3144 if (speed & LINK_STATUS) {
51d979fa 3145 if (!netif_carrier_ok(netdev)) {
c81229c9 3146 tp->rtl_ops.enable(tp);
ac718b69 3147 set_bit(RTL8152_SET_RX_MODE, &tp->flags);
41cec84c 3148 napi_disable(&tp->napi);
ac718b69 3149 netif_carrier_on(netdev);
aa2e0926 3150 rtl_start_rx(tp);
41cec84c 3151 napi_enable(&tp->napi);
ac718b69 3152 }
3153 } else {
51d979fa 3154 if (netif_carrier_ok(netdev)) {
ac718b69 3155 netif_carrier_off(netdev);
d823ab68 3156 napi_disable(&tp->napi);
c81229c9 3157 tp->rtl_ops.disable(tp);
d823ab68 3158 napi_enable(&tp->napi);
ac718b69 3159 }
3160 }
ac718b69 3161}
3162
3163static void rtl_work_func_t(struct work_struct *work)
3164{
3165 struct r8152 *tp = container_of(work, struct r8152, schedule.work);
3166
a1f83fee 3167 /* If the device is unplugged or !netif_running(), the workqueue
3168 * doesn't need to wake the device, and could return directly.
3169 */
3170 if (test_bit(RTL8152_UNPLUG, &tp->flags) || !netif_running(tp->netdev))
3171 return;
3172
9a4be1bd 3173 if (usb_autopm_get_interface(tp->intf) < 0)
3174 return;
3175
ac718b69 3176 if (!test_bit(WORK_ENABLE, &tp->flags))
3177 goto out1;
3178
b5403273 3179 if (!mutex_trylock(&tp->control)) {
3180 schedule_delayed_work(&tp->schedule, 0);
3181 goto out1;
3182 }
3183
216a8349 3184 if (test_and_clear_bit(RTL8152_LINK_CHG, &tp->flags))
40a82917 3185 set_carrier(tp);
ac718b69 3186
216a8349 3187 if (test_and_clear_bit(RTL8152_SET_RX_MODE, &tp->flags))
ac718b69 3188 _rtl8152_set_rx_mode(tp->netdev);
3189
d823ab68 3190 /* don't schedule napi before linking */
216a8349 3191 if (test_and_clear_bit(SCHEDULE_NAPI, &tp->flags) &&
3192 netif_carrier_ok(tp->netdev))
d823ab68 3193 napi_schedule(&tp->napi);
aa66a5f1 3194
b5403273 3195 mutex_unlock(&tp->control);
3196
ac718b69 3197out1:
9a4be1bd 3198 usb_autopm_put_interface(tp->intf);
ac718b69 3199}
3200
a028a9e0 3201static void rtl_hw_phy_work_func_t(struct work_struct *work)
3202{
3203 struct r8152 *tp = container_of(work, struct r8152, hw_phy_work.work);
3204
3205 if (test_bit(RTL8152_UNPLUG, &tp->flags))
3206 return;
3207
3208 if (usb_autopm_get_interface(tp->intf) < 0)
3209 return;
3210
3211 mutex_lock(&tp->control);
3212
3213 tp->rtl_ops.hw_phy_cfg(tp);
3214
aa7e26b6 3215 rtl8152_set_speed(tp, tp->autoneg, tp->speed, tp->duplex);
9d21c0d8 3216
a028a9e0 3217 mutex_unlock(&tp->control);
3218
3219 usb_autopm_put_interface(tp->intf);
3220}
3221
5ee3c60c 3222#ifdef CONFIG_PM_SLEEP
3223static int rtl_notifier(struct notifier_block *nb, unsigned long action,
3224 void *data)
3225{
3226 struct r8152 *tp = container_of(nb, struct r8152, pm_notifier);
3227
3228 switch (action) {
3229 case PM_HIBERNATION_PREPARE:
3230 case PM_SUSPEND_PREPARE:
3231 usb_autopm_get_interface(tp->intf);
3232 break;
3233
3234 case PM_POST_HIBERNATION:
3235 case PM_POST_SUSPEND:
3236 usb_autopm_put_interface(tp->intf);
3237 break;
3238
3239 case PM_POST_RESTORE:
3240 case PM_RESTORE_PREPARE:
3241 default:
3242 break;
3243 }
3244
3245 return NOTIFY_DONE;
3246}
3247#endif
3248
ac718b69 3249static int rtl8152_open(struct net_device *netdev)
3250{
3251 struct r8152 *tp = netdev_priv(netdev);
3252 int res = 0;
3253
7e9da481 3254 res = alloc_all_mem(tp);
3255 if (res)
3256 goto out;
3257
9a4be1bd 3258 res = usb_autopm_get_interface(tp->intf);
3259 if (res < 0) {
3260 free_all_mem(tp);
3261 goto out;
3262 }
3263
b5403273 3264 mutex_lock(&tp->control);
3265
7e9da481 3266 tp->rtl_ops.up(tp);
3267
3d55f44f 3268 netif_carrier_off(netdev);
3269 netif_start_queue(netdev);
3270 set_bit(WORK_ENABLE, &tp->flags);
db8515ef 3271
40a82917 3272 res = usb_submit_urb(tp->intr_urb, GFP_KERNEL);
3273 if (res) {
3274 if (res == -ENODEV)
3275 netif_device_detach(tp->netdev);
4a8deae2
HW
3276 netif_warn(tp, ifup, netdev, "intr_urb submit failed: %d\n",
3277 res);
7e9da481 3278 free_all_mem(tp);
93ffbeab 3279 } else {
d823ab68 3280 napi_enable(&tp->napi);
ac718b69 3281 }
3282
b5403273 3283 mutex_unlock(&tp->control);
3284
9a4be1bd 3285 usb_autopm_put_interface(tp->intf);
5ee3c60c 3286#ifdef CONFIG_PM_SLEEP
3287 tp->pm_notifier.notifier_call = rtl_notifier;
3288 register_pm_notifier(&tp->pm_notifier);
3289#endif
ac718b69 3290
7e9da481 3291out:
ac718b69 3292 return res;
3293}
3294
3295static int rtl8152_close(struct net_device *netdev)
3296{
3297 struct r8152 *tp = netdev_priv(netdev);
3298 int res = 0;
3299
5ee3c60c 3300#ifdef CONFIG_PM_SLEEP
3301 unregister_pm_notifier(&tp->pm_notifier);
3302#endif
d823ab68 3303 napi_disable(&tp->napi);
ac718b69 3304 clear_bit(WORK_ENABLE, &tp->flags);
3d55f44f 3305 usb_kill_urb(tp->intr_urb);
ac718b69 3306 cancel_delayed_work_sync(&tp->schedule);
3307 netif_stop_queue(netdev);
9a4be1bd 3308
3309 res = usb_autopm_get_interface(tp->intf);
53543db5 3310 if (res < 0 || test_bit(RTL8152_UNPLUG, &tp->flags)) {
9a4be1bd 3311 rtl_drop_queued_tx(tp);
d823ab68 3312 rtl_stop_rx(tp);
9a4be1bd 3313 } else {
b5403273 3314 mutex_lock(&tp->control);
3315
9a4be1bd 3316 tp->rtl_ops.down(tp);
b5403273 3317
3318 mutex_unlock(&tp->control);
3319
9a4be1bd 3320 usb_autopm_put_interface(tp->intf);
3321 }
ac718b69 3322
7e9da481 3323 free_all_mem(tp);
3324
ac718b69 3325 return res;
3326}
3327
4f1d4d54 3328static void rtl_tally_reset(struct r8152 *tp)
3329{
3330 u32 ocp_data;
3331
3332 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_RSTTALLY);
3333 ocp_data |= TALLY_RESET;
3334 ocp_write_word(tp, MCU_TYPE_PLA, PLA_RSTTALLY, ocp_data);
3335}
3336
ac718b69 3337static void r8152b_init(struct r8152 *tp)
3338{
ebc2ec48 3339 u32 ocp_data;
2dd436da 3340 u16 data;
ac718b69 3341
6871438c 3342 if (test_bit(RTL8152_UNPLUG, &tp->flags))
3343 return;
3344
2dd436da 3345 data = r8152_mdio_read(tp, MII_BMCR);
3346 if (data & BMCR_PDOWN) {
3347 data &= ~BMCR_PDOWN;
3348 r8152_mdio_write(tp, MII_BMCR, data);
3349 }
3350
cda9fb01 3351 r8152_aldps_en(tp, false);
d70b1137 3352
ac718b69 3353 if (tp->version == RTL_VER_01) {
3354 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE);
3355 ocp_data &= ~LED_MODE_MASK;
3356 ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data);
3357 }
3358
00a5e360 3359 r8152_power_cut_en(tp, false);
ac718b69 3360
ac718b69 3361 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR);
3362 ocp_data |= TX_10M_IDLE_EN | PFM_PWM_SWITCH;
3363 ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data);
3364 ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL);
3365 ocp_data &= ~MCU_CLK_RATIO_MASK;
3366 ocp_data |= MCU_CLK_RATIO | D3_CLK_GATED_EN;
3367 ocp_write_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, ocp_data);
3368 ocp_data = GPHY_STS_MSK | SPEED_DOWN_MSK |
3369 SPDWN_RXDV_MSK | SPDWN_LINKCHG_MSK;
3370 ocp_write_word(tp, MCU_TYPE_PLA, PLA_GPHY_INTR_IMR, ocp_data);
3371
3372 r8152b_enable_eee(tp);
cda9fb01 3373 r8152_aldps_en(tp, true);
ac718b69 3374 r8152b_enable_fc(tp);
4f1d4d54 3375 rtl_tally_reset(tp);
ac718b69 3376
ebc2ec48 3377 /* enable rx aggregation */
ac718b69 3378 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL);
e90fba8d 3379 ocp_data &= ~(RX_AGG_DISABLE | RX_ZERO_EN);
ac718b69 3380 ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data);
3381}
3382
43779f8d 3383static void r8153_init(struct r8152 *tp)
3384{
3385 u32 ocp_data;
2dd436da 3386 u16 data;
43779f8d 3387 int i;
3388
6871438c 3389 if (test_bit(RTL8152_UNPLUG, &tp->flags))
3390 return;
3391
cda9fb01 3392 r8153_aldps_en(tp, false);
b9702723 3393 r8153_u1u2en(tp, false);
43779f8d 3394
3395 for (i = 0; i < 500; i++) {
3396 if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_BOOT_CTRL) &
3397 AUTOLOAD_DONE)
3398 break;
3399 msleep(20);
3400 }
3401
3402 for (i = 0; i < 500; i++) {
3403 ocp_data = ocp_reg_read(tp, OCP_PHY_STATUS) & PHY_STAT_MASK;
3404 if (ocp_data == PHY_STAT_LAN_ON || ocp_data == PHY_STAT_PWRDN)
3405 break;
3406 msleep(20);
3407 }
3408
2dd436da 3409 if (tp->version == RTL_VER_03 || tp->version == RTL_VER_04 ||
3410 tp->version == RTL_VER_05)
3411 ocp_reg_write(tp, OCP_ADC_CFG, CKADSEL_L | ADC_EN | EN_EMI_L);
3412
3413 data = r8152_mdio_read(tp, MII_BMCR);
3414 if (data & BMCR_PDOWN) {
3415 data &= ~BMCR_PDOWN;
3416 r8152_mdio_write(tp, MII_BMCR, data);
3417 }
3418
3419 for (i = 0; i < 500; i++) {
3420 ocp_data = ocp_reg_read(tp, OCP_PHY_STATUS) & PHY_STAT_MASK;
3421 if (ocp_data == PHY_STAT_LAN_ON)
3422 break;
3423 msleep(20);
3424 }
3425
b214396f 3426 usb_disable_lpm(tp->udev);
b9702723 3427 r8153_u2p3en(tp, false);
43779f8d 3428
65bab84c 3429 if (tp->version == RTL_VER_04) {
3430 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_SSPHYLINK2);
3431 ocp_data &= ~pwd_dn_scale_mask;
3432 ocp_data |= pwd_dn_scale(96);
3433 ocp_write_word(tp, MCU_TYPE_USB, USB_SSPHYLINK2, ocp_data);
3434
3435 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_USB2PHY);
3436 ocp_data |= USB2PHY_L1 | USB2PHY_SUSPEND;
3437 ocp_write_byte(tp, MCU_TYPE_USB, USB_USB2PHY, ocp_data);
3438 } else if (tp->version == RTL_VER_05) {
3439 ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_DMY_REG0);
3440 ocp_data &= ~ECM_ALDPS;
3441 ocp_write_byte(tp, MCU_TYPE_PLA, PLA_DMY_REG0, ocp_data);
3442
fb02eb4a 3443 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY1);
3444 if (ocp_read_word(tp, MCU_TYPE_USB, USB_BURST_SIZE) == 0)
3445 ocp_data &= ~DYNAMIC_BURST;
3446 else
3447 ocp_data |= DYNAMIC_BURST;
3448 ocp_write_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY1, ocp_data);
3449 } else if (tp->version == RTL_VER_06) {
65bab84c 3450 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY1);
3451 if (ocp_read_word(tp, MCU_TYPE_USB, USB_BURST_SIZE) == 0)
3452 ocp_data &= ~DYNAMIC_BURST;
3453 else
3454 ocp_data |= DYNAMIC_BURST;
3455 ocp_write_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY1, ocp_data);
3456 }
3457
3458 ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY2);
3459 ocp_data |= EP4_FULL_FC;
3460 ocp_write_byte(tp, MCU_TYPE_USB, USB_CSR_DUMMY2, ocp_data);
3461
43779f8d 3462 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL);
3463 ocp_data &= ~TIMER11_EN;
3464 ocp_write_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL, ocp_data);
3465
43779f8d 3466 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE);
3467 ocp_data &= ~LED_MODE_MASK;
3468 ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data);
3469
65bab84c 3470 ocp_data = FIFO_EMPTY_1FB | ROK_EXIT_LPM;
2b84af94 3471 if (tp->version == RTL_VER_04 && tp->udev->speed < USB_SPEED_SUPER)
43779f8d 3472 ocp_data |= LPM_TIMER_500MS;
34203e25 3473 else
3474 ocp_data |= LPM_TIMER_500US;
43779f8d 3475 ocp_write_byte(tp, MCU_TYPE_USB, USB_LPM_CTRL, ocp_data);
3476
3477 ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2);
3478 ocp_data &= ~SEN_VAL_MASK;
3479 ocp_data |= SEN_VAL_NORMAL | SEL_RXIDLE;
3480 ocp_write_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2, ocp_data);
3481
65bab84c 3482 ocp_write_word(tp, MCU_TYPE_USB, USB_CONNECT_TIMER, 0x0001);
3483
b9702723 3484 r8153_power_cut_en(tp, false);
3485 r8153_u1u2en(tp, true);
43779f8d 3486
4e384ac1 3487 /* MAC clock speed down */
3488 ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, 0);
3489 ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL2, 0);
3490 ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL3, 0);
3491 ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL4, 0);
43779f8d 3492
3493 r8153_enable_eee(tp);
cda9fb01 3494 r8153_aldps_en(tp, true);
43779f8d 3495 r8152b_enable_fc(tp);
4f1d4d54 3496 rtl_tally_reset(tp);
b214396f 3497 r8153_u2p3en(tp, true);
43779f8d 3498}
3499
e501139a 3500static int rtl8152_pre_reset(struct usb_interface *intf)
3501{
3502 struct r8152 *tp = usb_get_intfdata(intf);
3503 struct net_device *netdev;
3504
3505 if (!tp)
3506 return 0;
3507
3508 netdev = tp->netdev;
3509 if (!netif_running(netdev))
3510 return 0;
3511
3512 napi_disable(&tp->napi);
3513 clear_bit(WORK_ENABLE, &tp->flags);
3514 usb_kill_urb(tp->intr_urb);
3515 cancel_delayed_work_sync(&tp->schedule);
3516 if (netif_carrier_ok(netdev)) {
3517 netif_stop_queue(netdev);
3518 mutex_lock(&tp->control);
3519 tp->rtl_ops.disable(tp);
3520 mutex_unlock(&tp->control);
3521 }
3522
3523 return 0;
3524}
3525
3526static int rtl8152_post_reset(struct usb_interface *intf)
3527{
3528 struct r8152 *tp = usb_get_intfdata(intf);
3529 struct net_device *netdev;
3530
3531 if (!tp)
3532 return 0;
3533
3534 netdev = tp->netdev;
3535 if (!netif_running(netdev))
3536 return 0;
3537
3538 set_bit(WORK_ENABLE, &tp->flags);
3539 if (netif_carrier_ok(netdev)) {
3540 mutex_lock(&tp->control);
3541 tp->rtl_ops.enable(tp);
3542 rtl8152_set_rx_mode(netdev);
3543 mutex_unlock(&tp->control);
3544 netif_wake_queue(netdev);
3545 }
3546
3547 napi_enable(&tp->napi);
3548
3549 return 0;
43779f8d 3550}
3551
2dd49e0f 3552static bool delay_autosuspend(struct r8152 *tp)
3553{
3554 bool sw_linking = !!netif_carrier_ok(tp->netdev);
3555 bool hw_linking = !!(rtl8152_get_speed(tp) & LINK_STATUS);
3556
3557 /* This means a linking change occurs and the driver doesn't detect it,
3558 * yet. If the driver has disabled tx/rx and hw is linking on, the
3559 * device wouldn't wake up by receiving any packet.
3560 */
3561 if (work_busy(&tp->schedule.work) || sw_linking != hw_linking)
3562 return true;
3563
3564 /* If the linking down is occurred by nway, the device may miss the
3565 * linking change event. And it wouldn't wake when linking on.
3566 */
3567 if (!sw_linking && tp->rtl_ops.in_nway(tp))
3568 return true;
3569 else
3570 return false;
3571}
3572
ac718b69 3573static int rtl8152_suspend(struct usb_interface *intf, pm_message_t message)
3574{
3575 struct r8152 *tp = usb_get_intfdata(intf);
6cc69f2a 3576 struct net_device *netdev = tp->netdev;
3577 int ret = 0;
ac718b69 3578
b5403273 3579 mutex_lock(&tp->control);
3580
6cc69f2a 3581 if (PMSG_IS_AUTO(message)) {
2dd49e0f 3582 if (netif_running(netdev) && delay_autosuspend(tp)) {
6cc69f2a 3583 ret = -EBUSY;
3584 goto out1;
3585 }
3586
9a4be1bd 3587 set_bit(SELECTIVE_SUSPEND, &tp->flags);
6cc69f2a 3588 } else {
3589 netif_device_detach(netdev);
3590 }
ac718b69 3591
e3bd1a81 3592 if (netif_running(netdev) && test_bit(WORK_ENABLE, &tp->flags)) {
ac718b69 3593 clear_bit(WORK_ENABLE, &tp->flags);
40a82917 3594 usb_kill_urb(tp->intr_urb);
d823ab68 3595 napi_disable(&tp->napi);
9a4be1bd 3596 if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) {
445f7f4d 3597 rtl_stop_rx(tp);
2609af19 3598 tp->rtl_ops.autosuspend_en(tp, true);
9a4be1bd 3599 } else {
6cc69f2a 3600 cancel_delayed_work_sync(&tp->schedule);
9a4be1bd 3601 tp->rtl_ops.down(tp);
9a4be1bd 3602 }
d823ab68 3603 napi_enable(&tp->napi);
ac718b69 3604 }
6cc69f2a 3605out1:
b5403273 3606 mutex_unlock(&tp->control);
3607
6cc69f2a 3608 return ret;
ac718b69 3609}
3610
3611static int rtl8152_resume(struct usb_interface *intf)
3612{
3613 struct r8152 *tp = usb_get_intfdata(intf);
3614
b5403273 3615 mutex_lock(&tp->control);
3616
9a4be1bd 3617 if (!test_bit(SELECTIVE_SUSPEND, &tp->flags)) {
3618 tp->rtl_ops.init(tp);
a028a9e0 3619 queue_delayed_work(system_long_wq, &tp->hw_phy_work, 0);
9a4be1bd 3620 netif_device_attach(tp->netdev);
3621 }
3622
90186af4 3623 if (netif_running(tp->netdev) && tp->netdev->flags & IFF_UP) {
9a4be1bd 3624 if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) {
2609af19 3625 tp->rtl_ops.autosuspend_en(tp, false);
9a4be1bd 3626 clear_bit(SELECTIVE_SUSPEND, &tp->flags);
41cec84c 3627 napi_disable(&tp->napi);
445f7f4d 3628 set_bit(WORK_ENABLE, &tp->flags);
51d979fa 3629 if (netif_carrier_ok(tp->netdev))
445f7f4d 3630 rtl_start_rx(tp);
41cec84c 3631 napi_enable(&tp->napi);
9a4be1bd 3632 } else {
3633 tp->rtl_ops.up(tp);
445f7f4d 3634 netif_carrier_off(tp->netdev);
3635 set_bit(WORK_ENABLE, &tp->flags);
9a4be1bd 3636 }
40a82917 3637 usb_submit_urb(tp->intr_urb, GFP_KERNEL);
923e1ee3 3638 } else if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) {
90186af4 3639 if (tp->netdev->flags & IFF_UP)
2609af19 3640 tp->rtl_ops.autosuspend_en(tp, false);
923e1ee3 3641 clear_bit(SELECTIVE_SUSPEND, &tp->flags);
ac718b69 3642 }
3643
b5403273 3644 mutex_unlock(&tp->control);
3645
ac718b69 3646 return 0;
3647}
3648
7ec2541a 3649static int rtl8152_reset_resume(struct usb_interface *intf)
3650{
3651 struct r8152 *tp = usb_get_intfdata(intf);
3652
3653 clear_bit(SELECTIVE_SUSPEND, &tp->flags);
3654 return rtl8152_resume(intf);
3655}
3656
21ff2e89 3657static void rtl8152_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3658{
3659 struct r8152 *tp = netdev_priv(dev);
3660
9a4be1bd 3661 if (usb_autopm_get_interface(tp->intf) < 0)
3662 return;
3663
7daed8dc 3664 if (!rtl_can_wakeup(tp)) {
3665 wol->supported = 0;
3666 wol->wolopts = 0;
3667 } else {
3668 mutex_lock(&tp->control);
3669 wol->supported = WAKE_ANY;
3670 wol->wolopts = __rtl_get_wol(tp);
3671 mutex_unlock(&tp->control);
3672 }
b5403273 3673
9a4be1bd 3674 usb_autopm_put_interface(tp->intf);
21ff2e89 3675}
3676
3677static int rtl8152_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3678{
3679 struct r8152 *tp = netdev_priv(dev);
9a4be1bd 3680 int ret;
3681
7daed8dc 3682 if (!rtl_can_wakeup(tp))
3683 return -EOPNOTSUPP;
3684
9a4be1bd 3685 ret = usb_autopm_get_interface(tp->intf);
3686 if (ret < 0)
3687 goto out_set_wol;
21ff2e89 3688
b5403273 3689 mutex_lock(&tp->control);
3690
21ff2e89 3691 __rtl_set_wol(tp, wol->wolopts);
3692 tp->saved_wolopts = wol->wolopts & WAKE_ANY;
3693
b5403273 3694 mutex_unlock(&tp->control);
3695
9a4be1bd 3696 usb_autopm_put_interface(tp->intf);
3697
3698out_set_wol:
3699 return ret;
21ff2e89 3700}
3701
a5ec27c1 3702static u32 rtl8152_get_msglevel(struct net_device *dev)
3703{
3704 struct r8152 *tp = netdev_priv(dev);
3705
3706 return tp->msg_enable;
3707}
3708
3709static void rtl8152_set_msglevel(struct net_device *dev, u32 value)
3710{
3711 struct r8152 *tp = netdev_priv(dev);
3712
3713 tp->msg_enable = value;
3714}
3715
ac718b69 3716static void rtl8152_get_drvinfo(struct net_device *netdev,
3717 struct ethtool_drvinfo *info)
3718{
3719 struct r8152 *tp = netdev_priv(netdev);
3720
b0b46c77 3721 strlcpy(info->driver, MODULENAME, sizeof(info->driver));
3722 strlcpy(info->version, DRIVER_VERSION, sizeof(info->version));
ac718b69 3723 usb_make_path(tp->udev, info->bus_info, sizeof(info->bus_info));
3724}
3725
3726static
3727int rtl8152_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd)
3728{
3729 struct r8152 *tp = netdev_priv(netdev);
8d4a4d72 3730 int ret;
ac718b69 3731
3732 if (!tp->mii.mdio_read)
3733 return -EOPNOTSUPP;
3734
8d4a4d72 3735 ret = usb_autopm_get_interface(tp->intf);
3736 if (ret < 0)
3737 goto out;
3738
b5403273 3739 mutex_lock(&tp->control);
3740
8d4a4d72 3741 ret = mii_ethtool_gset(&tp->mii, cmd);
3742
b5403273 3743 mutex_unlock(&tp->control);
3744
8d4a4d72 3745 usb_autopm_put_interface(tp->intf);
3746
3747out:
3748 return ret;
ac718b69 3749}
3750
3751static int rtl8152_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
3752{
3753 struct r8152 *tp = netdev_priv(dev);
9a4be1bd 3754 int ret;
3755
3756 ret = usb_autopm_get_interface(tp->intf);
3757 if (ret < 0)
3758 goto out;
ac718b69 3759
b5403273 3760 mutex_lock(&tp->control);
3761
9a4be1bd 3762 ret = rtl8152_set_speed(tp, cmd->autoneg, cmd->speed, cmd->duplex);
aa7e26b6 3763 if (!ret) {
3764 tp->autoneg = cmd->autoneg;
3765 tp->speed = cmd->speed;
3766 tp->duplex = cmd->duplex;
3767 }
9a4be1bd 3768
b5403273 3769 mutex_unlock(&tp->control);
3770
9a4be1bd 3771 usb_autopm_put_interface(tp->intf);
3772
3773out:
3774 return ret;
ac718b69 3775}
3776
4f1d4d54 3777static const char rtl8152_gstrings[][ETH_GSTRING_LEN] = {
3778 "tx_packets",
3779 "rx_packets",
3780 "tx_errors",
3781 "rx_errors",
3782 "rx_missed",
3783 "align_errors",
3784 "tx_single_collisions",
3785 "tx_multi_collisions",
3786 "rx_unicast",
3787 "rx_broadcast",
3788 "rx_multicast",
3789 "tx_aborted",
3790 "tx_underrun",
3791};
3792
3793static int rtl8152_get_sset_count(struct net_device *dev, int sset)
3794{
3795 switch (sset) {
3796 case ETH_SS_STATS:
3797 return ARRAY_SIZE(rtl8152_gstrings);
3798 default:
3799 return -EOPNOTSUPP;
3800 }
3801}
3802
3803static void rtl8152_get_ethtool_stats(struct net_device *dev,
3804 struct ethtool_stats *stats, u64 *data)
3805{
3806 struct r8152 *tp = netdev_priv(dev);
3807 struct tally_counter tally;
3808
0b030244 3809 if (usb_autopm_get_interface(tp->intf) < 0)
3810 return;
3811
4f1d4d54 3812 generic_ocp_read(tp, PLA_TALLYCNT, sizeof(tally), &tally, MCU_TYPE_PLA);
3813
0b030244 3814 usb_autopm_put_interface(tp->intf);
3815
4f1d4d54 3816 data[0] = le64_to_cpu(tally.tx_packets);
3817 data[1] = le64_to_cpu(tally.rx_packets);
3818 data[2] = le64_to_cpu(tally.tx_errors);
3819 data[3] = le32_to_cpu(tally.rx_errors);
3820 data[4] = le16_to_cpu(tally.rx_missed);
3821 data[5] = le16_to_cpu(tally.align_errors);
3822 data[6] = le32_to_cpu(tally.tx_one_collision);
3823 data[7] = le32_to_cpu(tally.tx_multi_collision);
3824 data[8] = le64_to_cpu(tally.rx_unicast);
3825 data[9] = le64_to_cpu(tally.rx_broadcast);
3826 data[10] = le32_to_cpu(tally.rx_multicast);
3827 data[11] = le16_to_cpu(tally.tx_aborted);
f37119c5 3828 data[12] = le16_to_cpu(tally.tx_underrun);
4f1d4d54 3829}
3830
3831static void rtl8152_get_strings(struct net_device *dev, u32 stringset, u8 *data)
3832{
3833 switch (stringset) {
3834 case ETH_SS_STATS:
3835 memcpy(data, *rtl8152_gstrings, sizeof(rtl8152_gstrings));
3836 break;
3837 }
3838}
3839
df35d283 3840static int r8152_get_eee(struct r8152 *tp, struct ethtool_eee *eee)
3841{
3842 u32 ocp_data, lp, adv, supported = 0;
3843 u16 val;
3844
3845 val = r8152_mmd_read(tp, MDIO_MMD_PCS, MDIO_PCS_EEE_ABLE);
3846 supported = mmd_eee_cap_to_ethtool_sup_t(val);
3847
3848 val = r8152_mmd_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV);
3849 adv = mmd_eee_adv_to_ethtool_adv_t(val);
3850
3851 val = r8152_mmd_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_LPABLE);
3852 lp = mmd_eee_adv_to_ethtool_adv_t(val);
3853
3854 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR);
3855 ocp_data &= EEE_RX_EN | EEE_TX_EN;
3856
3857 eee->eee_enabled = !!ocp_data;
3858 eee->eee_active = !!(supported & adv & lp);
3859 eee->supported = supported;
3860 eee->advertised = adv;
3861 eee->lp_advertised = lp;
3862
3863 return 0;
3864}
3865
3866static int r8152_set_eee(struct r8152 *tp, struct ethtool_eee *eee)
3867{
3868 u16 val = ethtool_adv_to_mmd_eee_adv_t(eee->advertised);
3869
3870 r8152_eee_en(tp, eee->eee_enabled);
3871
3872 if (!eee->eee_enabled)
3873 val = 0;
3874
3875 r8152_mmd_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, val);
3876
3877 return 0;
3878}
3879
3880static int r8153_get_eee(struct r8152 *tp, struct ethtool_eee *eee)
3881{
3882 u32 ocp_data, lp, adv, supported = 0;
3883 u16 val;
3884
3885 val = ocp_reg_read(tp, OCP_EEE_ABLE);
3886 supported = mmd_eee_cap_to_ethtool_sup_t(val);
3887
3888 val = ocp_reg_read(tp, OCP_EEE_ADV);
3889 adv = mmd_eee_adv_to_ethtool_adv_t(val);
3890
3891 val = ocp_reg_read(tp, OCP_EEE_LPABLE);
3892 lp = mmd_eee_adv_to_ethtool_adv_t(val);
3893
3894 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR);
3895 ocp_data &= EEE_RX_EN | EEE_TX_EN;
3896
3897 eee->eee_enabled = !!ocp_data;
3898 eee->eee_active = !!(supported & adv & lp);
3899 eee->supported = supported;
3900 eee->advertised = adv;
3901 eee->lp_advertised = lp;
3902
3903 return 0;
3904}
3905
3906static int r8153_set_eee(struct r8152 *tp, struct ethtool_eee *eee)
3907{
3908 u16 val = ethtool_adv_to_mmd_eee_adv_t(eee->advertised);
3909
3910 r8153_eee_en(tp, eee->eee_enabled);
3911
3912 if (!eee->eee_enabled)
3913 val = 0;
3914
3915 ocp_reg_write(tp, OCP_EEE_ADV, val);
3916
3917 return 0;
3918}
3919
3920static int
3921rtl_ethtool_get_eee(struct net_device *net, struct ethtool_eee *edata)
3922{
3923 struct r8152 *tp = netdev_priv(net);
3924 int ret;
3925
3926 ret = usb_autopm_get_interface(tp->intf);
3927 if (ret < 0)
3928 goto out;
3929
b5403273 3930 mutex_lock(&tp->control);
3931
df35d283 3932 ret = tp->rtl_ops.eee_get(tp, edata);
3933
b5403273 3934 mutex_unlock(&tp->control);
3935
df35d283 3936 usb_autopm_put_interface(tp->intf);
3937
3938out:
3939 return ret;
3940}
3941
3942static int
3943rtl_ethtool_set_eee(struct net_device *net, struct ethtool_eee *edata)
3944{
3945 struct r8152 *tp = netdev_priv(net);
3946 int ret;
3947
3948 ret = usb_autopm_get_interface(tp->intf);
3949 if (ret < 0)
3950 goto out;
3951
b5403273 3952 mutex_lock(&tp->control);
3953
df35d283 3954 ret = tp->rtl_ops.eee_set(tp, edata);
9d31a7b9 3955 if (!ret)
3956 ret = mii_nway_restart(&tp->mii);
df35d283 3957
b5403273 3958 mutex_unlock(&tp->control);
3959
df35d283 3960 usb_autopm_put_interface(tp->intf);
3961
3962out:
3963 return ret;
3964}
3965
8884f507 3966static int rtl8152_nway_reset(struct net_device *dev)
3967{
3968 struct r8152 *tp = netdev_priv(dev);
3969 int ret;
3970
3971 ret = usb_autopm_get_interface(tp->intf);
3972 if (ret < 0)
3973 goto out;
3974
3975 mutex_lock(&tp->control);
3976
3977 ret = mii_nway_restart(&tp->mii);
3978
3979 mutex_unlock(&tp->control);
3980
3981 usb_autopm_put_interface(tp->intf);
3982
3983out:
3984 return ret;
3985}
3986
efb3dd88 3987static int rtl8152_get_coalesce(struct net_device *netdev,
3988 struct ethtool_coalesce *coalesce)
3989{
3990 struct r8152 *tp = netdev_priv(netdev);
3991
3992 switch (tp->version) {
3993 case RTL_VER_01:
3994 case RTL_VER_02:
3995 return -EOPNOTSUPP;
3996 default:
3997 break;
3998 }
3999
4000 coalesce->rx_coalesce_usecs = tp->coalesce;
4001
4002 return 0;
4003}
4004
4005static int rtl8152_set_coalesce(struct net_device *netdev,
4006 struct ethtool_coalesce *coalesce)
4007{
4008 struct r8152 *tp = netdev_priv(netdev);
4009 int ret;
4010
4011 switch (tp->version) {
4012 case RTL_VER_01:
4013 case RTL_VER_02:
4014 return -EOPNOTSUPP;
4015 default:
4016 break;
4017 }
4018
4019 if (coalesce->rx_coalesce_usecs > COALESCE_SLOW)
4020 return -EINVAL;
4021
4022 ret = usb_autopm_get_interface(tp->intf);
4023 if (ret < 0)
4024 return ret;
4025
4026 mutex_lock(&tp->control);
4027
4028 if (tp->coalesce != coalesce->rx_coalesce_usecs) {
4029 tp->coalesce = coalesce->rx_coalesce_usecs;
4030
4031 if (netif_running(tp->netdev) && netif_carrier_ok(netdev))
4032 r8153_set_rx_early_timeout(tp);
4033 }
4034
4035 mutex_unlock(&tp->control);
4036
4037 usb_autopm_put_interface(tp->intf);
4038
4039 return ret;
4040}
4041
ac718b69 4042static struct ethtool_ops ops = {
4043 .get_drvinfo = rtl8152_get_drvinfo,
4044 .get_settings = rtl8152_get_settings,
4045 .set_settings = rtl8152_set_settings,
4046 .get_link = ethtool_op_get_link,
8884f507 4047 .nway_reset = rtl8152_nway_reset,
a5ec27c1 4048 .get_msglevel = rtl8152_get_msglevel,
4049 .set_msglevel = rtl8152_set_msglevel,
21ff2e89 4050 .get_wol = rtl8152_get_wol,
4051 .set_wol = rtl8152_set_wol,
4f1d4d54 4052 .get_strings = rtl8152_get_strings,
4053 .get_sset_count = rtl8152_get_sset_count,
4054 .get_ethtool_stats = rtl8152_get_ethtool_stats,
efb3dd88 4055 .get_coalesce = rtl8152_get_coalesce,
4056 .set_coalesce = rtl8152_set_coalesce,
df35d283 4057 .get_eee = rtl_ethtool_get_eee,
4058 .set_eee = rtl_ethtool_set_eee,
ac718b69 4059};
4060
4061static int rtl8152_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
4062{
4063 struct r8152 *tp = netdev_priv(netdev);
4064 struct mii_ioctl_data *data = if_mii(rq);
9a4be1bd 4065 int res;
4066
6871438c 4067 if (test_bit(RTL8152_UNPLUG, &tp->flags))
4068 return -ENODEV;
4069
9a4be1bd 4070 res = usb_autopm_get_interface(tp->intf);
4071 if (res < 0)
4072 goto out;
ac718b69 4073
4074 switch (cmd) {
4075 case SIOCGMIIPHY:
4076 data->phy_id = R8152_PHY_ID; /* Internal PHY */
4077 break;
4078
4079 case SIOCGMIIREG:
b5403273 4080 mutex_lock(&tp->control);
ac718b69 4081 data->val_out = r8152_mdio_read(tp, data->reg_num);
b5403273 4082 mutex_unlock(&tp->control);
ac718b69 4083 break;
4084
4085 case SIOCSMIIREG:
4086 if (!capable(CAP_NET_ADMIN)) {
4087 res = -EPERM;
4088 break;
4089 }
b5403273 4090 mutex_lock(&tp->control);
ac718b69 4091 r8152_mdio_write(tp, data->reg_num, data->val_in);
b5403273 4092 mutex_unlock(&tp->control);
ac718b69 4093 break;
4094
4095 default:
4096 res = -EOPNOTSUPP;
4097 }
4098
9a4be1bd 4099 usb_autopm_put_interface(tp->intf);
4100
4101out:
ac718b69 4102 return res;
4103}
4104
69b4b7a4 4105static int rtl8152_change_mtu(struct net_device *dev, int new_mtu)
4106{
4107 struct r8152 *tp = netdev_priv(dev);
396e2e23 4108 int ret;
69b4b7a4 4109
4110 switch (tp->version) {
4111 case RTL_VER_01:
4112 case RTL_VER_02:
4113 return eth_change_mtu(dev, new_mtu);
4114 default:
4115 break;
4116 }
4117
4118 if (new_mtu < 68 || new_mtu > RTL8153_MAX_MTU)
4119 return -EINVAL;
4120
396e2e23 4121 ret = usb_autopm_get_interface(tp->intf);
4122 if (ret < 0)
4123 return ret;
4124
4125 mutex_lock(&tp->control);
4126
69b4b7a4 4127 dev->mtu = new_mtu;
4128
396e2e23 4129 if (netif_running(dev) && netif_carrier_ok(dev))
4130 r8153_set_rx_early_size(tp);
4131
4132 mutex_unlock(&tp->control);
4133
4134 usb_autopm_put_interface(tp->intf);
4135
4136 return ret;
69b4b7a4 4137}
4138
ac718b69 4139static const struct net_device_ops rtl8152_netdev_ops = {
4140 .ndo_open = rtl8152_open,
4141 .ndo_stop = rtl8152_close,
4142 .ndo_do_ioctl = rtl8152_ioctl,
4143 .ndo_start_xmit = rtl8152_start_xmit,
4144 .ndo_tx_timeout = rtl8152_tx_timeout,
c5554298 4145 .ndo_set_features = rtl8152_set_features,
ac718b69 4146 .ndo_set_rx_mode = rtl8152_set_rx_mode,
4147 .ndo_set_mac_address = rtl8152_set_mac_address,
69b4b7a4 4148 .ndo_change_mtu = rtl8152_change_mtu,
ac718b69 4149 .ndo_validate_addr = eth_validate_addr,
a5e31255 4150 .ndo_features_check = rtl8152_features_check,
ac718b69 4151};
4152
4153static void r8152b_get_version(struct r8152 *tp)
4154{
4155 u32 ocp_data;
4156 u16 version;
4157
4158 ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR1);
4159 version = (u16)(ocp_data & VERSION_MASK);
4160
4161 switch (version) {
4162 case 0x4c00:
4163 tp->version = RTL_VER_01;
4164 break;
4165 case 0x4c10:
4166 tp->version = RTL_VER_02;
4167 break;
43779f8d 4168 case 0x5c00:
4169 tp->version = RTL_VER_03;
4170 tp->mii.supports_gmii = 1;
4171 break;
4172 case 0x5c10:
4173 tp->version = RTL_VER_04;
4174 tp->mii.supports_gmii = 1;
4175 break;
4176 case 0x5c20:
4177 tp->version = RTL_VER_05;
4178 tp->mii.supports_gmii = 1;
4179 break;
fb02eb4a 4180 case 0x5c30:
4181 tp->version = RTL_VER_06;
4182 tp->mii.supports_gmii = 1;
4183 break;
ac718b69 4184 default:
4185 netif_info(tp, probe, tp->netdev,
4186 "Unknown version 0x%04x\n", version);
4187 break;
4188 }
4189}
4190
e3fe0b1a 4191static void rtl8152_unload(struct r8152 *tp)
4192{
6871438c 4193 if (test_bit(RTL8152_UNPLUG, &tp->flags))
4194 return;
4195
00a5e360 4196 if (tp->version != RTL_VER_01)
4197 r8152_power_cut_en(tp, true);
e3fe0b1a 4198}
4199
43779f8d 4200static void rtl8153_unload(struct r8152 *tp)
4201{
6871438c 4202 if (test_bit(RTL8152_UNPLUG, &tp->flags))
4203 return;
4204
49be1723 4205 r8153_power_cut_en(tp, false);
43779f8d 4206}
4207
55b65475 4208static int rtl_ops_init(struct r8152 *tp)
c81229c9 4209{
4210 struct rtl_ops *ops = &tp->rtl_ops;
55b65475 4211 int ret = 0;
4212
4213 switch (tp->version) {
4214 case RTL_VER_01:
4215 case RTL_VER_02:
4216 ops->init = r8152b_init;
4217 ops->enable = rtl8152_enable;
4218 ops->disable = rtl8152_disable;
4219 ops->up = rtl8152_up;
4220 ops->down = rtl8152_down;
4221 ops->unload = rtl8152_unload;
4222 ops->eee_get = r8152_get_eee;
4223 ops->eee_set = r8152_set_eee;
2dd49e0f 4224 ops->in_nway = rtl8152_in_nway;
a028a9e0 4225 ops->hw_phy_cfg = r8152b_hw_phy_cfg;
2609af19 4226 ops->autosuspend_en = rtl_runtime_suspend_enable;
43779f8d 4227 break;
4228
55b65475 4229 case RTL_VER_03:
4230 case RTL_VER_04:
4231 case RTL_VER_05:
fb02eb4a 4232 case RTL_VER_06:
55b65475 4233 ops->init = r8153_init;
4234 ops->enable = rtl8153_enable;
4235 ops->disable = rtl8153_disable;
4236 ops->up = rtl8153_up;
4237 ops->down = rtl8153_down;
4238 ops->unload = rtl8153_unload;
4239 ops->eee_get = r8153_get_eee;
4240 ops->eee_set = r8153_set_eee;
2dd49e0f 4241 ops->in_nway = rtl8153_in_nway;
a028a9e0 4242 ops->hw_phy_cfg = r8153_hw_phy_cfg;
2609af19 4243 ops->autosuspend_en = rtl8153_runtime_enable;
c81229c9 4244 break;
4245
4246 default:
55b65475 4247 ret = -ENODEV;
4248 netif_err(tp, probe, tp->netdev, "Unknown Device\n");
c81229c9 4249 break;
4250 }
4251
4252 return ret;
4253}
4254
ac718b69 4255static int rtl8152_probe(struct usb_interface *intf,
4256 const struct usb_device_id *id)
4257{
4258 struct usb_device *udev = interface_to_usbdev(intf);
4259 struct r8152 *tp;
4260 struct net_device *netdev;
ebc2ec48 4261 int ret;
ac718b69 4262
10c32717 4263 if (udev->actconfig->desc.bConfigurationValue != 1) {
4264 usb_driver_set_configuration(udev, 1);
4265 return -ENODEV;
4266 }
4267
4268 usb_reset_device(udev);
ac718b69 4269 netdev = alloc_etherdev(sizeof(struct r8152));
4270 if (!netdev) {
4a8deae2 4271 dev_err(&intf->dev, "Out of memory\n");
ac718b69 4272 return -ENOMEM;
4273 }
4274
ebc2ec48 4275 SET_NETDEV_DEV(netdev, &intf->dev);
ac718b69 4276 tp = netdev_priv(netdev);
4277 tp->msg_enable = 0x7FFF;
4278
e3ad412a 4279 tp->udev = udev;
4280 tp->netdev = netdev;
4281 tp->intf = intf;
4282
82cf94cb 4283 r8152b_get_version(tp);
55b65475 4284 ret = rtl_ops_init(tp);
31ca1dec 4285 if (ret)
4286 goto out;
c81229c9 4287
b5403273 4288 mutex_init(&tp->control);
ac718b69 4289 INIT_DELAYED_WORK(&tp->schedule, rtl_work_func_t);
a028a9e0 4290 INIT_DELAYED_WORK(&tp->hw_phy_work, rtl_hw_phy_work_func_t);
ac718b69 4291
ac718b69 4292 netdev->netdev_ops = &rtl8152_netdev_ops;
4293 netdev->watchdog_timeo = RTL8152_TX_TIMEOUT;
5bd23881 4294
60c89071 4295 netdev->features |= NETIF_F_RXCSUM | NETIF_F_IP_CSUM | NETIF_F_SG |
6128d1bb 4296 NETIF_F_TSO | NETIF_F_FRAGLIST | NETIF_F_IPV6_CSUM |
c5554298 4297 NETIF_F_TSO6 | NETIF_F_HW_VLAN_CTAG_RX |
4298 NETIF_F_HW_VLAN_CTAG_TX;
60c89071 4299 netdev->hw_features = NETIF_F_RXCSUM | NETIF_F_IP_CSUM | NETIF_F_SG |
6128d1bb 4300 NETIF_F_TSO | NETIF_F_FRAGLIST |
c5554298 4301 NETIF_F_IPV6_CSUM | NETIF_F_TSO6 |
ccc39faf 4302 NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_TX;
c5554298 4303 netdev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
4304 NETIF_F_HIGHDMA | NETIF_F_FRAGLIST |
4305 NETIF_F_IPV6_CSUM | NETIF_F_TSO6;
db8515ef 4306
7ad24ea4 4307 netdev->ethtool_ops = &ops;
60c89071 4308 netif_set_gso_max_size(netdev, RTL_LIMITED_TSO_SIZE);
ac718b69 4309
4310 tp->mii.dev = netdev;
4311 tp->mii.mdio_read = read_mii_word;
4312 tp->mii.mdio_write = write_mii_word;
4313 tp->mii.phy_id_mask = 0x3f;
4314 tp->mii.reg_num_mask = 0x1f;
4315 tp->mii.phy_id = R8152_PHY_ID;
ac718b69 4316
464ec10a 4317 switch (udev->speed) {
4318 case USB_SPEED_SUPER:
2b84af94 4319 case USB_SPEED_SUPER_PLUS:
464ec10a 4320 tp->coalesce = COALESCE_SUPER;
4321 break;
4322 case USB_SPEED_HIGH:
4323 tp->coalesce = COALESCE_HIGH;
4324 break;
4325 default:
4326 tp->coalesce = COALESCE_SLOW;
4327 break;
4328 }
4329
aa7e26b6 4330 tp->autoneg = AUTONEG_ENABLE;
4331 tp->speed = tp->mii.supports_gmii ? SPEED_1000 : SPEED_100;
4332 tp->duplex = DUPLEX_FULL;
4333
9a4be1bd 4334 intf->needs_remote_wakeup = 1;
4335
c81229c9 4336 tp->rtl_ops.init(tp);
a028a9e0 4337 queue_delayed_work(system_long_wq, &tp->hw_phy_work, 0);
ac718b69 4338 set_ethernet_addr(tp);
4339
ac718b69 4340 usb_set_intfdata(intf, tp);
d823ab68 4341 netif_napi_add(netdev, &tp->napi, r8152_poll, RTL8152_NAPI_WEIGHT);
ac718b69 4342
ebc2ec48 4343 ret = register_netdev(netdev);
4344 if (ret != 0) {
4a8deae2 4345 netif_err(tp, probe, netdev, "couldn't register the device\n");
ebc2ec48 4346 goto out1;
ac718b69 4347 }
4348
7daed8dc 4349 if (!rtl_can_wakeup(tp))
4350 __rtl_set_wol(tp, 0);
4351
21ff2e89 4352 tp->saved_wolopts = __rtl_get_wol(tp);
4353 if (tp->saved_wolopts)
4354 device_set_wakeup_enable(&udev->dev, true);
4355 else
4356 device_set_wakeup_enable(&udev->dev, false);
4357
4a8deae2 4358 netif_info(tp, probe, netdev, "%s\n", DRIVER_VERSION);
ac718b69 4359
4360 return 0;
4361
ac718b69 4362out1:
d823ab68 4363 netif_napi_del(&tp->napi);
ebc2ec48 4364 usb_set_intfdata(intf, NULL);
ac718b69 4365out:
4366 free_netdev(netdev);
ebc2ec48 4367 return ret;
ac718b69 4368}
4369
ac718b69 4370static void rtl8152_disconnect(struct usb_interface *intf)
4371{
4372 struct r8152 *tp = usb_get_intfdata(intf);
4373
4374 usb_set_intfdata(intf, NULL);
4375 if (tp) {
f561de33 4376 struct usb_device *udev = tp->udev;
4377
4378 if (udev->state == USB_STATE_NOTATTACHED)
4379 set_bit(RTL8152_UNPLUG, &tp->flags);
4380
d823ab68 4381 netif_napi_del(&tp->napi);
ac718b69 4382 unregister_netdev(tp->netdev);
a028a9e0 4383 cancel_delayed_work_sync(&tp->hw_phy_work);
c81229c9 4384 tp->rtl_ops.unload(tp);
ac718b69 4385 free_netdev(tp->netdev);
4386 }
4387}
4388
d9a28c5b 4389#define REALTEK_USB_DEVICE(vend, prod) \
4390 .match_flags = USB_DEVICE_ID_MATCH_DEVICE | \
4391 USB_DEVICE_ID_MATCH_INT_CLASS, \
4392 .idVendor = (vend), \
4393 .idProduct = (prod), \
4394 .bInterfaceClass = USB_CLASS_VENDOR_SPEC \
4395}, \
4396{ \
4397 .match_flags = USB_DEVICE_ID_MATCH_INT_INFO | \
4398 USB_DEVICE_ID_MATCH_DEVICE, \
4399 .idVendor = (vend), \
4400 .idProduct = (prod), \
4401 .bInterfaceClass = USB_CLASS_COMM, \
4402 .bInterfaceSubClass = USB_CDC_SUBCLASS_ETHERNET, \
4403 .bInterfaceProtocol = USB_CDC_PROTO_NONE
4404
ac718b69 4405/* table of devices that work with this driver */
4406static struct usb_device_id rtl8152_table[] = {
d9a28c5b 4407 {REALTEK_USB_DEVICE(VENDOR_ID_REALTEK, 0x8152)},
4408 {REALTEK_USB_DEVICE(VENDOR_ID_REALTEK, 0x8153)},
4409 {REALTEK_USB_DEVICE(VENDOR_ID_SAMSUNG, 0xa101)},
347eec34 4410 {REALTEK_USB_DEVICE(VENDOR_ID_LENOVO, 0x7205)},
1006da19 4411 {REALTEK_USB_DEVICE(VENDOR_ID_LENOVO, 0x304f)},
d065c3c1 4412 {REALTEK_USB_DEVICE(VENDOR_ID_NVIDIA, 0x09ff)},
ac718b69 4413 {}
4414};
4415
4416MODULE_DEVICE_TABLE(usb, rtl8152_table);
4417
4418static struct usb_driver rtl8152_driver = {
4419 .name = MODULENAME,
ebc2ec48 4420 .id_table = rtl8152_table,
ac718b69 4421 .probe = rtl8152_probe,
4422 .disconnect = rtl8152_disconnect,
ac718b69 4423 .suspend = rtl8152_suspend,
ebc2ec48 4424 .resume = rtl8152_resume,
7ec2541a 4425 .reset_resume = rtl8152_reset_resume,
e501139a 4426 .pre_reset = rtl8152_pre_reset,
4427 .post_reset = rtl8152_post_reset,
9a4be1bd 4428 .supports_autosuspend = 1,
a634782f 4429 .disable_hub_initiated_lpm = 1,
ac718b69 4430};
4431
b4236daa 4432module_usb_driver(rtl8152_driver);
ac718b69 4433
4434MODULE_AUTHOR(DRIVER_AUTHOR);
4435MODULE_DESCRIPTION(DRIVER_DESC);
4436MODULE_LICENSE("GPL");
c961e877 4437MODULE_VERSION(DRIVER_VERSION);