]> git.ipfire.org Git - thirdparty/u-boot.git/blame - drivers/serial/serial_stm32.h
SPDX: Convert all of our single license tags to Linux Kernel style
[thirdparty/u-boot.git] / drivers / serial / serial_stm32.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
6a12cebd 2/*
3bc599c9
PC
3 * Copyright (C) 2016, STMicroelectronics - All Rights Reserved
4 * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
6a12cebd
VM
5 */
6
ae74de0d
PC
7#ifndef _SERIAL_STM32_
8#define _SERIAL_STM32_
6a12cebd 9
60a996ba
PC
10#define CR1_OFFSET(x) (x ? 0x0c : 0x00)
11#define CR3_OFFSET(x) (x ? 0x14 : 0x08)
12#define BRR_OFFSET(x) (x ? 0x08 : 0x0c)
13#define ISR_OFFSET(x) (x ? 0x00 : 0x1c)
7b3b74d3
PC
14
15#define ICR_OFFSET 0x20
60a996ba
PC
16/*
17 * STM32F4 has one Data Register (DR) for received or transmitted
18 * data, so map Receive Data Register (RDR) and Transmit Data
19 * Register (TDR) at the same offset
20 */
21#define RDR_OFFSET(x) (x ? 0x04 : 0x24)
22#define TDR_OFFSET(x) (x ? 0x04 : 0x28)
23
24struct stm32_uart_info {
25 u8 uart_enable_bit; /* UART_CR1_UE */
26 bool stm32f4; /* true for STM32F4, false otherwise */
2a7ecc53 27 bool has_fifo;
60a996ba
PC
28};
29
6c30f15b
PC
30struct stm32_uart_info stm32f4_info = {
31 .stm32f4 = true,
32 .uart_enable_bit = 13,
6c30f15b
PC
33 .has_fifo = false,
34};
35
2a7ecc53 36struct stm32_uart_info stm32f7_info = {
60a996ba
PC
37 .uart_enable_bit = 0,
38 .stm32f4 = false,
2a7ecc53
PC
39 .has_fifo = false,
40};
41
42struct stm32_uart_info stm32h7_info = {
43 .uart_enable_bit = 0,
44 .stm32f4 = false,
2a7ecc53 45 .has_fifo = true,
6a12cebd
VM
46};
47
122b2d47
PC
48/* Information about a serial port */
49struct stm32x7_serial_platdata {
60a996ba
PC
50 fdt_addr_t base; /* address of registers in physical memory */
51 struct stm32_uart_info *uart_info;
27265cee 52 unsigned long int clock_rate;
122b2d47 53};
6a12cebd 54
2a7ecc53 55#define USART_CR1_FIFOEN BIT(29)
2a52a952
PC
56#define USART_CR1_OVER8 BIT(15)
57#define USART_CR1_TE BIT(3)
58#define USART_CR1_RE BIT(2)
6a12cebd 59
2a52a952 60#define USART_CR3_OVRDIS BIT(12)
6c0c3ce8 61
8dc4e1fb
PC
62#define USART_ISR_FLAG_ORE BIT(3)
63#define USART_ISR_FLAG_RXNE BIT(5)
64#define USART_ISR_FLAG_TXE BIT(7)
6a12cebd 65
2a52a952 66#define USART_BRR_F_MASK GENMASK(7, 0)
6a12cebd 67#define USART_BRR_M_SHIFT 4
2a52a952 68#define USART_BRR_M_MASK GENMASK(15, 4)
6a12cebd 69
7b3b74d3 70#define USART_ICR_OREF BIT(3)
6a12cebd 71#endif