]>
Commit | Line | Data |
---|---|---|
fe8c2806 WD |
1 | /*------------------------------------------------------------------------ |
2 | . smc91111.c | |
3 | . This is a driver for SMSC's 91C111 single-chip Ethernet device. | |
4 | . | |
5 | . (C) Copyright 2002 | |
6 | . Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
7 | . Rolf Offermanns <rof@sysgo.de> | |
8 | . | |
9 | . Copyright (C) 2001 Standard Microsystems Corporation (SMSC) | |
42dfe7a1 | 10 | . Developed by Simple Network Magic Corporation (SNMC) |
fe8c2806 WD |
11 | . Copyright (C) 1996 by Erik Stahlman (ES) |
12 | . | |
13 | . This program is free software; you can redistribute it and/or modify | |
14 | . it under the terms of the GNU General Public License as published by | |
15 | . the Free Software Foundation; either version 2 of the License, or | |
16 | . (at your option) any later version. | |
17 | . | |
18 | . This program is distributed in the hope that it will be useful, | |
19 | . but WITHOUT ANY WARRANTY; without even the implied warranty of | |
42dfe7a1 | 20 | . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
fe8c2806 WD |
21 | . GNU General Public License for more details. |
22 | . | |
23 | . You should have received a copy of the GNU General Public License | |
24 | . along with this program; if not, write to the Free Software | |
42dfe7a1 | 25 | . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA |
fe8c2806 WD |
26 | . |
27 | . Information contained in this file was obtained from the LAN91C111 | |
28 | . manual from SMC. To get a copy, if you really want one, you can find | |
29 | . information under www.smsc.com. | |
30 | . | |
31 | . | |
32 | . "Features" of the SMC chip: | |
33 | . Integrated PHY/MAC for 10/100BaseT Operation | |
34 | . Supports internal and external MII | |
35 | . Integrated 8K packet memory | |
36 | . EEPROM interface for configuration | |
37 | . | |
38 | . Arguments: | |
42dfe7a1 | 39 | . io = for the base address |
fe8c2806 WD |
40 | . irq = for the IRQ |
41 | . | |
42 | . author: | |
42dfe7a1 WD |
43 | . Erik Stahlman ( erik@vt.edu ) |
44 | . Daris A Nevil ( dnevil@snmc.com ) | |
fe8c2806 WD |
45 | . |
46 | . | |
47 | . Hardware multicast code from Peter Cammaert ( pc@denkart.be ) | |
48 | . | |
49 | . Sources: | |
42dfe7a1 WD |
50 | . o SMSC LAN91C111 databook (www.smsc.com) |
51 | . o smc9194.c by Erik Stahlman | |
52 | . o skeleton.c by Donald Becker ( becker@cesdis.gsfc.nasa.gov ) | |
fe8c2806 WD |
53 | . |
54 | . History: | |
42dfe7a1 | 55 | . 06/19/03 Richard Woodruff Made u-boot environment aware and added mac addr checks. |
fe8c2806 | 56 | . 10/17/01 Marco Hasewinkel Modify for DNP/1110 |
42dfe7a1 WD |
57 | . 07/25/01 Woojung Huh Modify for ADS Bitsy |
58 | . 04/25/01 Daris A Nevil Initial public release through SMSC | |
59 | . 03/16/01 Daris A Nevil Modified smc9194.c for use with LAN91C111 | |
fe8c2806 WD |
60 | ----------------------------------------------------------------------------*/ |
61 | ||
62 | #include <common.h> | |
63 | #include <command.h> | |
f39748ae | 64 | #include <config.h> |
fe8c2806 WD |
65 | #include "smc91111.h" |
66 | #include <net.h> | |
67 | ||
68 | #ifdef CONFIG_DRIVER_SMC91111 | |
69 | ||
70 | /* Use power-down feature of the chip */ | |
71 | #define POWER_DOWN 0 | |
72 | ||
73 | #define NO_AUTOPROBE | |
74 | ||
0be248fa | 75 | #define SMC_DEBUG 0 |
8bf3b005 WD |
76 | |
77 | #if SMC_DEBUG > 1 | |
fe8c2806 WD |
78 | static const char version[] = |
79 | "smc91111.c:v1.0 04/25/01 by Daris A Nevil (dnevil@snmc.com)\n"; | |
8bf3b005 | 80 | #endif |
fe8c2806 | 81 | |
f39748ae WD |
82 | /* Autonegotiation timeout in seconds */ |
83 | #ifndef CONFIG_SMC_AUTONEG_TIMEOUT | |
84 | #define CONFIG_SMC_AUTONEG_TIMEOUT 10 | |
85 | #endif | |
86 | ||
fe8c2806 WD |
87 | /*------------------------------------------------------------------------ |
88 | . | |
89 | . Configuration options, for the experienced user to change. | |
90 | . | |
91 | -------------------------------------------------------------------------*/ | |
92 | ||
93 | /* | |
94 | . Wait time for memory to be free. This probably shouldn't be | |
95 | . tuned that much, as waiting for this means nothing else happens | |
96 | . in the system | |
97 | */ | |
98 | #define MEMORY_WAIT_TIME 16 | |
99 | ||
100 | ||
101 | #if (SMC_DEBUG > 2 ) | |
102 | #define PRINTK3(args...) printf(args) | |
103 | #else | |
104 | #define PRINTK3(args...) | |
105 | #endif | |
106 | ||
107 | #if SMC_DEBUG > 1 | |
108 | #define PRINTK2(args...) printf(args) | |
109 | #else | |
110 | #define PRINTK2(args...) | |
111 | #endif | |
112 | ||
113 | #ifdef SMC_DEBUG | |
114 | #define PRINTK(args...) printf(args) | |
115 | #else | |
116 | #define PRINTK(args...) | |
117 | #endif | |
118 | ||
119 | ||
120 | /*------------------------------------------------------------------------ | |
121 | . | |
42dfe7a1 | 122 | . The internal workings of the driver. If you are changing anything |
fe8c2806 WD |
123 | . here with the SMC stuff, you should have the datasheet and know |
124 | . what you are doing. | |
125 | . | |
126 | -------------------------------------------------------------------------*/ | |
127 | #define CARDNAME "LAN91C111" | |
128 | ||
129 | /* Memory sizing constant */ | |
130 | #define LAN91C111_MEMORY_MULTIPLIER (1024*2) | |
131 | ||
132 | #ifndef CONFIG_SMC91111_BASE | |
133 | #define CONFIG_SMC91111_BASE 0x20000300 | |
134 | #endif | |
135 | ||
136 | #define SMC_BASE_ADDRESS CONFIG_SMC91111_BASE | |
137 | ||
138 | #define SMC_DEV_NAME "SMC91111" | |
139 | #define SMC_PHY_ADDR 0x0000 | |
140 | #define SMC_ALLOC_MAX_TRY 5 | |
141 | #define SMC_TX_TIMEOUT 30 | |
142 | ||
143 | #define SMC_PHY_CLOCK_DELAY 1000 | |
144 | ||
145 | #define ETH_ZLEN 60 | |
146 | ||
42dfe7a1 | 147 | #ifdef CONFIG_SMC_USE_32_BIT |
fe8c2806 WD |
148 | #define USE_32_BIT 1 |
149 | #else | |
150 | #undef USE_32_BIT | |
151 | #endif | |
152 | /*----------------------------------------------------------------- | |
153 | . | |
154 | . The driver can be entered at any of the following entry points. | |
155 | . | |
156 | .------------------------------------------------------------------ */ | |
157 | ||
158 | extern int eth_init(bd_t *bd); | |
159 | extern void eth_halt(void); | |
160 | extern int eth_rx(void); | |
161 | extern int eth_send(volatile void *packet, int length); | |
162 | ||
163 | ||
fe8c2806 WD |
164 | /* |
165 | . This is called by register_netdev(). It is responsible for | |
166 | . checking the portlist for the SMC9000 series chipset. If it finds | |
167 | . one, then it will initialize the device, find the hardware information, | |
168 | . and sets up the appropriate device parameters. | |
169 | . NOTE: Interrupts are *OFF* when this procedure is called. | |
170 | . | |
171 | . NB:This shouldn't be static since it is referred to externally. | |
172 | */ | |
173 | int smc_init(void); | |
174 | ||
175 | /* | |
176 | . This is called by unregister_netdev(). It is responsible for | |
177 | . cleaning up before the driver is finally unregistered and discarded. | |
178 | */ | |
179 | void smc_destructor(void); | |
180 | ||
181 | /* | |
182 | . The kernel calls this function when someone wants to use the device, | |
183 | . typically 'ifconfig ethX up'. | |
184 | */ | |
0b97ab14 | 185 | static int smc_open(bd_t *bd); |
fe8c2806 WD |
186 | |
187 | ||
188 | /* | |
189 | . This is called by the kernel in response to 'ifconfig ethX down'. It | |
190 | . is responsible for cleaning up everything that the open routine | |
191 | . does, and maybe putting the card into a powerdown state. | |
192 | */ | |
193 | static int smc_close(void); | |
194 | ||
195 | /* | |
196 | . Configures the PHY through the MII Management interface | |
197 | */ | |
198 | #ifndef CONFIG_SMC91111_EXT_PHY | |
199 | static void smc_phy_configure(void); | |
200 | #endif /* !CONFIG_SMC91111_EXT_PHY */ | |
201 | ||
202 | /* | |
203 | . This is a separate procedure to handle the receipt of a packet, to | |
204 | . leave the interrupt code looking slightly cleaner | |
205 | */ | |
206 | static int smc_rcv(void); | |
207 | ||
0b97ab14 | 208 | /* See if a MAC address is defined in the current environment. If so use it. If not |
8bde7f77 | 209 | . print a warning and set the environment and other globals with the default. |
0b97ab14 WD |
210 | . If an EEPROM is present it really should be consulted. |
211 | */ | |
212 | int smc_get_ethaddr(bd_t *bd); | |
d52fb7e3 | 213 | int get_rom_mac(uchar *v_rom_mac); |
fe8c2806 WD |
214 | |
215 | /* | |
216 | ------------------------------------------------------------ | |
217 | . | |
218 | . Internal routines | |
219 | . | |
220 | ------------------------------------------------------------ | |
221 | */ | |
222 | ||
c3c7f861 WD |
223 | #ifdef CONFIG_SMC_USE_IOFUNCS |
224 | /* | |
225 | * input and output functions | |
226 | * | |
227 | * Implemented due to inx,outx macros accessing the device improperly | |
228 | * and putting the device into an unkown state. | |
229 | * | |
230 | * For instance, on Sharp LPD7A400 SDK, affects were chip memory | |
231 | * could not be free'd (hence the alloc failures), duplicate packets, | |
232 | * packets being corrupt (shifted) on the wire, etc. Switching to the | |
233 | * inx,outx functions fixed this problem. | |
234 | */ | |
235 | static inline word SMC_inw(dword offset); | |
236 | static inline void SMC_outw(word value, dword offset); | |
237 | static inline byte SMC_inb(dword offset); | |
238 | static inline void SMC_outb(byte value, dword offset); | |
239 | static inline void SMC_insw(dword offset, volatile uchar* buf, dword len); | |
240 | static inline void SMC_outsw(dword offset, uchar* buf, dword len); | |
241 | ||
242 | #define barrier() __asm__ __volatile__("": : :"memory") | |
243 | ||
244 | static inline word SMC_inw(dword offset) | |
245 | { | |
246 | word v; | |
247 | v = *((volatile word*)(SMC_BASE_ADDRESS+offset)); | |
248 | barrier(); *(volatile u32*)(0xc0000000); | |
249 | return v; | |
250 | } | |
251 | ||
252 | static inline void SMC_outw(word value, dword offset) | |
253 | { | |
254 | *((volatile word*)(SMC_BASE_ADDRESS+offset)) = value; | |
255 | barrier(); *(volatile u32*)(0xc0000000); | |
256 | } | |
257 | ||
258 | static inline byte SMC_inb(dword offset) | |
259 | { | |
260 | word _w; | |
261 | ||
262 | _w = SMC_inw(offset & ~((dword)1)); | |
263 | return (offset & 1) ? (byte)(_w >> 8) : (byte)(_w); | |
264 | } | |
265 | ||
266 | static inline void SMC_outb(byte value, dword offset) | |
267 | { | |
268 | word _w; | |
269 | ||
270 | _w = SMC_inw(offset & ~((dword)1)); | |
271 | if (offset & 1) | |
272 | *((volatile word*)(SMC_BASE_ADDRESS+(offset & ~((dword)1)))) = (value<<8) | (_w & 0x00ff); | |
273 | else | |
274 | *((volatile word*)(SMC_BASE_ADDRESS+offset)) = value | (_w & 0xff00); | |
275 | } | |
276 | ||
277 | static inline void SMC_insw(dword offset, volatile uchar* buf, dword len) | |
278 | { | |
d52fb7e3 WD |
279 | volatile word *p = (volatile word *)buf; |
280 | ||
c3c7f861 | 281 | while (len-- > 0) { |
d52fb7e3 WD |
282 | *p++ = SMC_inw(offset); |
283 | barrier(); | |
284 | *((volatile u32*)(0xc0000000)); | |
c3c7f861 WD |
285 | } |
286 | } | |
287 | ||
288 | static inline void SMC_outsw(dword offset, uchar* buf, dword len) | |
289 | { | |
d52fb7e3 WD |
290 | volatile word *p = (volatile word *)buf; |
291 | ||
c3c7f861 | 292 | while (len-- > 0) { |
d52fb7e3 WD |
293 | SMC_outw(*p++, offset); |
294 | barrier(); | |
295 | *(volatile u32*)(0xc0000000); | |
c3c7f861 WD |
296 | } |
297 | } | |
298 | #endif /* CONFIG_SMC_USE_IOFUNCS */ | |
299 | ||
8bf3b005 | 300 | static char unsigned smc_mac_addr[6] = {0x02, 0x80, 0xad, 0x20, 0x31, 0xb8}; |
fe8c2806 WD |
301 | |
302 | /* | |
303 | * This function must be called before smc_open() if you want to override | |
304 | * the default mac address. | |
305 | */ | |
306 | ||
d52fb7e3 | 307 | void smc_set_mac_addr(const unsigned char *addr) { |
fe8c2806 WD |
308 | int i; |
309 | ||
310 | for (i=0; i < sizeof(smc_mac_addr); i++){ | |
311 | smc_mac_addr[i] = addr[i]; | |
312 | } | |
313 | } | |
314 | ||
315 | /* | |
316 | * smc_get_macaddr is no longer used. If you want to override the default | |
0b97ab14 | 317 | * mac address, call smc_get_mac_addr as a part of the board initialization. |
fe8c2806 WD |
318 | */ |
319 | ||
320 | #if 0 | |
321 | void smc_get_macaddr( byte *addr ) { | |
322 | /* MAC ADDRESS AT FLASHBLOCK 1 / OFFSET 0x10 */ | |
8bde7f77 | 323 | unsigned char *dnp1110_mac = (unsigned char *) (0xE8000000 + 0x20010); |
fe8c2806 WD |
324 | int i; |
325 | ||
326 | ||
8bde7f77 WD |
327 | for (i=0; i<6; i++) { |
328 | addr[0] = *(dnp1110_mac+0); | |
329 | addr[1] = *(dnp1110_mac+1); | |
330 | addr[2] = *(dnp1110_mac+2); | |
331 | addr[3] = *(dnp1110_mac+3); | |
332 | addr[4] = *(dnp1110_mac+4); | |
333 | addr[5] = *(dnp1110_mac+5); | |
334 | } | |
fe8c2806 WD |
335 | } |
336 | #endif /* 0 */ | |
337 | ||
338 | /*********************************************** | |
42dfe7a1 | 339 | * Show available memory * |
fe8c2806 WD |
340 | ***********************************************/ |
341 | void dump_memory_info(void) | |
342 | { | |
8bde7f77 WD |
343 | word mem_info; |
344 | word old_bank; | |
fe8c2806 | 345 | |
8bde7f77 | 346 | old_bank = SMC_inw(BANK_SELECT)&0xF; |
fe8c2806 | 347 | |
8bde7f77 WD |
348 | SMC_SELECT_BANK(0); |
349 | mem_info = SMC_inw( MIR_REG ); | |
350 | PRINTK2("Memory: %4d available\n", (mem_info >> 8)*2048); | |
fe8c2806 | 351 | |
8bde7f77 | 352 | SMC_SELECT_BANK(old_bank); |
fe8c2806 WD |
353 | } |
354 | /* | |
355 | . A rather simple routine to print out a packet for debugging purposes. | |
356 | */ | |
357 | #if SMC_DEBUG > 2 | |
358 | static void print_packet( byte *, int ); | |
359 | #endif | |
360 | ||
361 | #define tx_done(dev) 1 | |
362 | ||
363 | ||
fe8c2806 WD |
364 | /* this does a soft reset on the device */ |
365 | static void smc_reset( void ); | |
366 | ||
367 | /* Enable Interrupts, Receive, and Transmit */ | |
368 | static void smc_enable( void ); | |
369 | ||
370 | /* this puts the device in an inactive state */ | |
371 | static void smc_shutdown( void ); | |
372 | ||
373 | /* Routines to Read and Write the PHY Registers across the | |
374 | MII Management Interface | |
375 | */ | |
376 | ||
377 | #ifndef CONFIG_SMC91111_EXT_PHY | |
378 | static word smc_read_phy_register(byte phyreg); | |
379 | static void smc_write_phy_register(byte phyreg, word phydata); | |
380 | #endif /* !CONFIG_SMC91111_EXT_PHY */ | |
381 | ||
382 | ||
b56ddc63 WD |
383 | static int poll4int (byte mask, int timeout) |
384 | { | |
385 | int tmo = get_timer (0) + timeout * CFG_HZ; | |
386 | int is_timeout = 0; | |
387 | word old_bank = SMC_inw (BSR_REG); | |
388 | ||
389 | PRINTK2 ("Polling...\n"); | |
390 | SMC_SELECT_BANK (2); | |
391 | while ((SMC_inw (SMC91111_INT_REG) & mask) == 0) { | |
392 | if (get_timer (0) >= tmo) { | |
393 | is_timeout = 1; | |
394 | break; | |
395 | } | |
fe8c2806 | 396 | } |
fe8c2806 | 397 | |
b56ddc63 WD |
398 | /* restore old bank selection */ |
399 | SMC_SELECT_BANK (old_bank); | |
fe8c2806 | 400 | |
b56ddc63 WD |
401 | if (is_timeout) |
402 | return 1; | |
403 | else | |
404 | return 0; | |
fe8c2806 WD |
405 | } |
406 | ||
487778b7 | 407 | /* Only one release command at a time, please */ |
b56ddc63 | 408 | static inline void smc_wait_mmu_release_complete (void) |
487778b7 WD |
409 | { |
410 | int count = 0; | |
b56ddc63 | 411 | |
487778b7 | 412 | /* assume bank 2 selected */ |
b56ddc63 WD |
413 | while (SMC_inw (MMU_CMD_REG) & MC_BUSY) { |
414 | udelay (1); /* Wait until not busy */ | |
415 | if (++count > 200) | |
416 | break; | |
487778b7 WD |
417 | } |
418 | } | |
419 | ||
fe8c2806 WD |
420 | /* |
421 | . Function: smc_reset( void ) | |
422 | . Purpose: | |
42dfe7a1 WD |
423 | . This sets the SMC91111 chip to its normal state, hopefully from whatever |
424 | . mess that any other DOS driver has put it in. | |
fe8c2806 WD |
425 | . |
426 | . Maybe I should reset more registers to defaults in here? SOFTRST should | |
427 | . do that for me. | |
428 | . | |
429 | . Method: | |
430 | . 1. send a SOFT RESET | |
431 | . 2. wait for it to finish | |
432 | . 3. enable autorelease mode | |
433 | . 4. reset the memory management unit | |
434 | . 5. clear all interrupts | |
435 | . | |
436 | */ | |
b56ddc63 | 437 | static void smc_reset (void) |
fe8c2806 | 438 | { |
f39748ae | 439 | PRINTK2 ("%s: smc_reset\n", SMC_DEV_NAME); |
fe8c2806 WD |
440 | |
441 | /* This resets the registers mostly to defaults, but doesn't | |
442 | affect EEPROM. That seems unnecessary */ | |
b56ddc63 WD |
443 | SMC_SELECT_BANK (0); |
444 | SMC_outw (RCR_SOFTRST, RCR_REG); | |
fe8c2806 WD |
445 | |
446 | /* Setup the Configuration Register */ | |
447 | /* This is necessary because the CONFIG_REG is not affected */ | |
448 | /* by a soft reset */ | |
449 | ||
b56ddc63 | 450 | SMC_SELECT_BANK (1); |
fe8c2806 | 451 | #if defined(CONFIG_SMC91111_EXT_PHY) |
b56ddc63 | 452 | SMC_outw (CONFIG_DEFAULT | CONFIG_EXT_PHY, CONFIG_REG); |
fe8c2806 | 453 | #else |
b56ddc63 | 454 | SMC_outw (CONFIG_DEFAULT, CONFIG_REG); |
fe8c2806 WD |
455 | #endif |
456 | ||
457 | ||
458 | /* Release from possible power-down state */ | |
459 | /* Configuration register is not affected by Soft Reset */ | |
b56ddc63 | 460 | SMC_outw (SMC_inw (CONFIG_REG) | CONFIG_EPH_POWER_EN, CONFIG_REG); |
fe8c2806 | 461 | |
b56ddc63 | 462 | SMC_SELECT_BANK (0); |
fe8c2806 WD |
463 | |
464 | /* this should pause enough for the chip to be happy */ | |
b56ddc63 | 465 | udelay (10); |
fe8c2806 WD |
466 | |
467 | /* Disable transmit and receive functionality */ | |
b56ddc63 WD |
468 | SMC_outw (RCR_CLEAR, RCR_REG); |
469 | SMC_outw (TCR_CLEAR, TCR_REG); | |
fe8c2806 WD |
470 | |
471 | /* set the control register */ | |
b56ddc63 WD |
472 | SMC_SELECT_BANK (1); |
473 | SMC_outw (CTL_DEFAULT, CTL_REG); | |
fe8c2806 WD |
474 | |
475 | /* Reset the MMU */ | |
b56ddc63 WD |
476 | SMC_SELECT_BANK (2); |
477 | smc_wait_mmu_release_complete (); | |
478 | SMC_outw (MC_RESET, MMU_CMD_REG); | |
479 | while (SMC_inw (MMU_CMD_REG) & MC_BUSY) | |
480 | udelay (1); /* Wait until not busy */ | |
fe8c2806 WD |
481 | |
482 | /* Note: It doesn't seem that waiting for the MMU busy is needed here, | |
483 | but this is a place where future chipsets _COULD_ break. Be wary | |
8bde7f77 | 484 | of issuing another MMU command right after this */ |
fe8c2806 WD |
485 | |
486 | /* Disable all interrupts */ | |
b56ddc63 | 487 | SMC_outb (0, IM_REG); |
fe8c2806 WD |
488 | } |
489 | ||
490 | /* | |
491 | . Function: smc_enable | |
492 | . Purpose: let the chip talk to the outside work | |
493 | . Method: | |
494 | . 1. Enable the transmitter | |
495 | . 2. Enable the receiver | |
496 | . 3. Enable interrupts | |
497 | */ | |
498 | static void smc_enable() | |
499 | { | |
f39748ae | 500 | PRINTK2("%s: smc_enable\n", SMC_DEV_NAME); |
fe8c2806 WD |
501 | SMC_SELECT_BANK( 0 ); |
502 | /* see the header file for options in TCR/RCR DEFAULT*/ | |
503 | SMC_outw( TCR_DEFAULT, TCR_REG ); | |
504 | SMC_outw( RCR_DEFAULT, RCR_REG ); | |
505 | ||
506 | /* clear MII_DIS */ | |
507 | /* smc_write_phy_register(PHY_CNTL_REG, 0x0000); */ | |
508 | } | |
509 | ||
510 | /* | |
511 | . Function: smc_shutdown | |
512 | . Purpose: closes down the SMC91xxx chip. | |
513 | . Method: | |
514 | . 1. zero the interrupt mask | |
515 | . 2. clear the enable receive flag | |
516 | . 3. clear the enable xmit flags | |
517 | . | |
518 | . TODO: | |
519 | . (1) maybe utilize power down mode. | |
520 | . Why not yet? Because while the chip will go into power down mode, | |
521 | . the manual says that it will wake up in response to any I/O requests | |
42dfe7a1 | 522 | . in the register space. Empirical results do not show this working. |
fe8c2806 WD |
523 | */ |
524 | static void smc_shutdown() | |
525 | { | |
f39748ae | 526 | PRINTK2(CARDNAME ": smc_shutdown\n"); |
fe8c2806 WD |
527 | |
528 | /* no more interrupts for me */ | |
529 | SMC_SELECT_BANK( 2 ); | |
530 | SMC_outb( 0, IM_REG ); | |
531 | ||
532 | /* and tell the card to stay away from that nasty outside world */ | |
533 | SMC_SELECT_BANK( 0 ); | |
534 | SMC_outb( RCR_CLEAR, RCR_REG ); | |
535 | SMC_outb( TCR_CLEAR, TCR_REG ); | |
536 | } | |
537 | ||
538 | ||
539 | /* | |
540 | . Function: smc_hardware_send_packet(struct net_device * ) | |
541 | . Purpose: | |
542 | . This sends the actual packet to the SMC9xxx chip. | |
543 | . | |
544 | . Algorithm: | |
42dfe7a1 | 545 | . First, see if a saved_skb is available. |
fe8c2806 WD |
546 | . ( this should NOT be called if there is no 'saved_skb' |
547 | . Now, find the packet number that the chip allocated | |
548 | . Point the data pointers at it in memory | |
549 | . Set the length word in the chip's memory | |
550 | . Dump the packet to chip memory | |
551 | . Check if a last byte is needed ( odd length packet ) | |
552 | . if so, set the control flag right | |
42dfe7a1 | 553 | . Tell the card to send it |
fe8c2806 | 554 | . Enable the transmit interrupt, so I know if it failed |
42dfe7a1 | 555 | . Free the kernel data if I actually sent it. |
fe8c2806 | 556 | */ |
b56ddc63 | 557 | static int smc_send_packet (volatile void *packet, int packet_length) |
fe8c2806 | 558 | { |
b56ddc63 WD |
559 | byte packet_no; |
560 | unsigned long ioaddr; | |
561 | byte *buf; | |
562 | int length; | |
563 | int numPages; | |
564 | int try = 0; | |
565 | int time_out; | |
566 | byte status; | |
518e2e1a WD |
567 | byte saved_pnr; |
568 | word saved_ptr; | |
fe8c2806 | 569 | |
518e2e1a | 570 | /* save PTR and PNR registers before manipulation */ |
b79a11cc | 571 | SMC_SELECT_BANK (2); |
518e2e1a WD |
572 | saved_pnr = SMC_inb( PN_REG ); |
573 | saved_ptr = SMC_inw( PTR_REG ); | |
fe8c2806 | 574 | |
f39748ae | 575 | PRINTK3 ("%s: smc_hardware_send_packet\n", SMC_DEV_NAME); |
fe8c2806 WD |
576 | |
577 | length = ETH_ZLEN < packet_length ? packet_length : ETH_ZLEN; | |
578 | ||
579 | /* allocate memory | |
b56ddc63 WD |
580 | ** The MMU wants the number of pages to be the number of 256 bytes |
581 | ** 'pages', minus 1 ( since a packet can't ever have 0 pages :) ) | |
582 | ** | |
583 | ** The 91C111 ignores the size bits, but the code is left intact | |
584 | ** for backwards and future compatibility. | |
585 | ** | |
586 | ** Pkt size for allocating is data length +6 (for additional status | |
587 | ** words, length and ctl!) | |
588 | ** | |
589 | ** If odd size then last byte is included in this header. | |
590 | */ | |
591 | numPages = ((length & 0xfffe) + 6); | |
592 | numPages >>= 8; /* Divide by 256 */ | |
593 | ||
594 | if (numPages > 7) { | |
595 | printf ("%s: Far too big packet error. \n", SMC_DEV_NAME); | |
fe8c2806 WD |
596 | return 0; |
597 | } | |
598 | ||
599 | /* now, try to allocate the memory */ | |
b56ddc63 WD |
600 | SMC_SELECT_BANK (2); |
601 | SMC_outw (MC_ALLOC | numPages, MMU_CMD_REG); | |
fe8c2806 | 602 | |
dc7c9a1a | 603 | /* FIXME: the ALLOC_INT bit never gets set * |
42dfe7a1 WD |
604 | * so the following will always give a * |
605 | * memory allocation error. * | |
606 | * same code works in armboot though * | |
dc7c9a1a WD |
607 | * -ro |
608 | */ | |
609 | ||
fe8c2806 WD |
610 | again: |
611 | try++; | |
612 | time_out = MEMORY_WAIT_TIME; | |
613 | do { | |
b56ddc63 WD |
614 | status = SMC_inb (SMC91111_INT_REG); |
615 | if (status & IM_ALLOC_INT) { | |
fe8c2806 | 616 | /* acknowledge the interrupt */ |
b56ddc63 | 617 | SMC_outb (IM_ALLOC_INT, SMC91111_INT_REG); |
8bde7f77 | 618 | break; |
fe8c2806 | 619 | } |
b56ddc63 WD |
620 | } while (--time_out); |
621 | ||
622 | if (!time_out) { | |
623 | PRINTK2 ("%s: memory allocation, try %d failed ...\n", | |
624 | SMC_DEV_NAME, try); | |
625 | if (try < SMC_ALLOC_MAX_TRY) | |
626 | goto again; | |
627 | else | |
628 | return 0; | |
fe8c2806 WD |
629 | } |
630 | ||
b56ddc63 WD |
631 | PRINTK2 ("%s: memory allocation, try %d succeeded ...\n", |
632 | SMC_DEV_NAME, try); | |
fe8c2806 WD |
633 | |
634 | /* I can send the packet now.. */ | |
635 | ||
636 | ioaddr = SMC_BASE_ADDRESS; | |
637 | ||
b56ddc63 | 638 | buf = (byte *) packet; |
fe8c2806 WD |
639 | |
640 | /* If I get here, I _know_ there is a packet slot waiting for me */ | |
b56ddc63 WD |
641 | packet_no = SMC_inb (AR_REG); |
642 | if (packet_no & AR_FAILED) { | |
fe8c2806 | 643 | /* or isn't there? BAD CHIP! */ |
b56ddc63 | 644 | printf ("%s: Memory allocation failed. \n", SMC_DEV_NAME); |
fe8c2806 WD |
645 | return 0; |
646 | } | |
647 | ||
648 | /* we have a packet address, so tell the card to use it */ | |
1f6d4258 | 649 | #ifndef CONFIG_XAENIAX |
b56ddc63 | 650 | SMC_outb (packet_no, PN_REG); |
1f6d4258 WD |
651 | #else |
652 | /* On Xaeniax board, we can't use SMC_outb here because that way | |
653 | * the Allocate MMU command will end up written to the command register | |
654 | * as well, which will lead to a problem. | |
655 | */ | |
656 | SMC_outl (packet_no << 16, 0); | |
657 | #endif | |
b79a11cc WD |
658 | /* do not write new ptr value if Write data fifo not empty */ |
659 | while ( saved_ptr & PTR_NOTEMPTY ) | |
518e2e1a WD |
660 | printf ("Write data fifo not empty!\n"); |
661 | ||
fe8c2806 | 662 | /* point to the beginning of the packet */ |
b56ddc63 | 663 | SMC_outw (PTR_AUTOINC, PTR_REG); |
fe8c2806 | 664 | |
b56ddc63 WD |
665 | PRINTK3 ("%s: Trying to xmit packet of length %x\n", |
666 | SMC_DEV_NAME, length); | |
fe8c2806 WD |
667 | |
668 | #if SMC_DEBUG > 2 | |
b56ddc63 WD |
669 | printf ("Transmitting Packet\n"); |
670 | print_packet (buf, length); | |
fe8c2806 WD |
671 | #endif |
672 | ||
673 | /* send the packet length ( +6 for status, length and ctl byte ) | |
8bde7f77 | 674 | and the status word ( set to zeros ) */ |
fe8c2806 | 675 | #ifdef USE_32_BIT |
b56ddc63 | 676 | SMC_outl ((length + 6) << 16, SMC91111_DATA_REG); |
fe8c2806 | 677 | #else |
b56ddc63 WD |
678 | SMC_outw (0, SMC91111_DATA_REG); |
679 | /* send the packet length ( +6 for status words, length, and ctl */ | |
680 | SMC_outw ((length + 6), SMC91111_DATA_REG); | |
fe8c2806 WD |
681 | #endif |
682 | ||
683 | /* send the actual data | |
b56ddc63 WD |
684 | . I _think_ it's faster to send the longs first, and then |
685 | . mop up by sending the last word. It depends heavily | |
42dfe7a1 | 686 | . on alignment, at least on the 486. Maybe it would be |
b56ddc63 WD |
687 | . a good idea to check which is optimal? But that could take |
688 | . almost as much time as is saved? | |
689 | */ | |
fe8c2806 | 690 | #ifdef USE_32_BIT |
b56ddc63 | 691 | SMC_outsl (SMC91111_DATA_REG, buf, length >> 2); |
bb310d46 | 692 | #ifndef CONFIG_XAENIAX |
b56ddc63 WD |
693 | if (length & 0x2) |
694 | SMC_outw (*((word *) (buf + (length & 0xFFFFFFFC))), | |
695 | SMC91111_DATA_REG); | |
bb310d46 WD |
696 | #else |
697 | /* On XANEIAX, we can only use 32-bit writes, so we need to handle | |
698 | * unaligned tail part specially. The standard code doesn't work. | |
699 | */ | |
700 | if ((length & 3) == 3) { | |
701 | u16 * ptr = (u16*) &buf[length-3]; | |
702 | SMC_outl((*ptr) | ((0x2000 | buf[length-1]) << 16), | |
703 | SMC91111_DATA_REG); | |
704 | } else if ((length & 2) == 2) { | |
705 | u16 * ptr = (u16*) &buf[length-2]; | |
706 | SMC_outl(*ptr, SMC91111_DATA_REG); | |
707 | } else if (length & 1) { | |
708 | SMC_outl((0x2000 | buf[length-1]), SMC91111_DATA_REG); | |
709 | } else { | |
710 | SMC_outl(0, SMC91111_DATA_REG); | |
711 | } | |
712 | #endif | |
fe8c2806 | 713 | #else |
b56ddc63 | 714 | SMC_outsw (SMC91111_DATA_REG, buf, (length) >> 1); |
fe8c2806 WD |
715 | #endif /* USE_32_BIT */ |
716 | ||
bb310d46 | 717 | #ifndef CONFIG_XAENIAX |
42dfe7a1 | 718 | /* Send the last byte, if there is one. */ |
b56ddc63 WD |
719 | if ((length & 1) == 0) { |
720 | SMC_outw (0, SMC91111_DATA_REG); | |
fe8c2806 | 721 | } else { |
b56ddc63 | 722 | SMC_outw (buf[length - 1] | 0x2000, SMC91111_DATA_REG); |
fe8c2806 | 723 | } |
bb310d46 | 724 | #endif |
fe8c2806 WD |
725 | |
726 | /* and let the chipset deal with it */ | |
b56ddc63 | 727 | SMC_outw (MC_ENQUEUE, MMU_CMD_REG); |
fe8c2806 WD |
728 | |
729 | /* poll for TX INT */ | |
518e2e1a WD |
730 | /* if (poll4int (IM_TX_INT, SMC_TX_TIMEOUT)) { */ |
731 | /* poll for TX_EMPTY INT - autorelease enabled */ | |
732 | if (poll4int(IM_TX_EMPTY_INT, SMC_TX_TIMEOUT)) { | |
fe8c2806 | 733 | /* sending failed */ |
b56ddc63 | 734 | PRINTK2 ("%s: TX timeout, sending failed...\n", SMC_DEV_NAME); |
fe8c2806 WD |
735 | |
736 | /* release packet */ | |
518e2e1a | 737 | /* no need to release, MMU does that now */ |
1f6d4258 WD |
738 | #ifdef CONFIG_XAENIAX |
739 | SMC_outw (MC_FREEPKT, MMU_CMD_REG); | |
740 | #endif | |
fe8c2806 | 741 | |
8bde7f77 | 742 | /* wait for MMU getting ready (low) */ |
b56ddc63 WD |
743 | while (SMC_inw (MMU_CMD_REG) & MC_BUSY) { |
744 | udelay (10); | |
8bde7f77 | 745 | } |
fe8c2806 | 746 | |
b56ddc63 | 747 | PRINTK2 ("MMU ready\n"); |
fe8c2806 WD |
748 | |
749 | ||
750 | return 0; | |
751 | } else { | |
752 | /* ack. int */ | |
518e2e1a WD |
753 | SMC_outb (IM_TX_EMPTY_INT, SMC91111_INT_REG); |
754 | /* SMC_outb (IM_TX_INT, SMC91111_INT_REG); */ | |
b56ddc63 WD |
755 | PRINTK2 ("%s: Sent packet of length %d \n", SMC_DEV_NAME, |
756 | length); | |
fe8c2806 WD |
757 | |
758 | /* release packet */ | |
518e2e1a | 759 | /* no need to release, MMU does that now */ |
1f6d4258 WD |
760 | #ifdef CONFIG_XAENIAX |
761 | SMC_outw (MC_FREEPKT, MMU_CMD_REG); | |
762 | #endif | |
fe8c2806 | 763 | |
8bde7f77 | 764 | /* wait for MMU getting ready (low) */ |
b56ddc63 WD |
765 | while (SMC_inw (MMU_CMD_REG) & MC_BUSY) { |
766 | udelay (10); | |
8bde7f77 | 767 | } |
fe8c2806 | 768 | |
b56ddc63 | 769 | PRINTK2 ("MMU ready\n"); |
fe8c2806 WD |
770 | |
771 | ||
772 | } | |
773 | ||
518e2e1a | 774 | /* restore previously saved registers */ |
1f6d4258 | 775 | #ifndef CONFIG_XAENIAX |
518e2e1a | 776 | SMC_outb( saved_pnr, PN_REG ); |
1f6d4258 WD |
777 | #else |
778 | /* On Xaeniax board, we can't use SMC_outb here because that way | |
779 | * the Allocate MMU command will end up written to the command register | |
780 | * as well, which will lead to a problem. | |
781 | */ | |
782 | SMC_outl(saved_pnr << 16, 0); | |
783 | #endif | |
518e2e1a WD |
784 | SMC_outw( saved_ptr, PTR_REG ); |
785 | ||
fe8c2806 WD |
786 | return length; |
787 | } | |
788 | ||
789 | /*------------------------------------------------------------------------- | |
790 | | | |
791 | | smc_destructor( struct net_device * dev ) | |
792 | | Input parameters: | |
793 | | dev, pointer to the device structure | |
794 | | | |
795 | | Output: | |
796 | | None. | |
797 | | | |
798 | --------------------------------------------------------------------------- | |
799 | */ | |
800 | void smc_destructor() | |
801 | { | |
f39748ae | 802 | PRINTK2(CARDNAME ": smc_destructor\n"); |
fe8c2806 WD |
803 | } |
804 | ||
805 | ||
806 | /* | |
807 | * Open and Initialize the board | |
808 | * | |
809 | * Set up everything, reset the card, etc .. | |
810 | * | |
811 | */ | |
b56ddc63 | 812 | static int smc_open (bd_t * bd) |
fe8c2806 | 813 | { |
b56ddc63 | 814 | int i, err; |
fe8c2806 | 815 | |
f39748ae | 816 | PRINTK2 ("%s: smc_open\n", SMC_DEV_NAME); |
fe8c2806 WD |
817 | |
818 | /* reset the hardware */ | |
b56ddc63 WD |
819 | smc_reset (); |
820 | smc_enable (); | |
fe8c2806 WD |
821 | |
822 | /* Configure the PHY */ | |
823 | #ifndef CONFIG_SMC91111_EXT_PHY | |
b56ddc63 | 824 | smc_phy_configure (); |
fe8c2806 WD |
825 | #endif |
826 | ||
fe8c2806 WD |
827 | /* conservative setting (10Mbps, HalfDuplex, no AutoNeg.) */ |
828 | /* SMC_SELECT_BANK(0); */ | |
829 | /* SMC_outw(0, RPC_REG); */ | |
b56ddc63 | 830 | SMC_SELECT_BANK (1); |
487778b7 | 831 | |
b56ddc63 WD |
832 | err = smc_get_ethaddr (bd); /* set smc_mac_addr, and sync it with u-boot globals */ |
833 | if (err < 0) { | |
42dfe7a1 | 834 | memset (bd->bi_enetaddr, 0, 6); /* hack to make error stick! upper code will abort if not set */ |
b56ddc63 WD |
835 | return (-1); /* upper code ignores this, but NOT bi_enetaddr */ |
836 | } | |
fe8c2806 | 837 | #ifdef USE_32_BIT |
b56ddc63 | 838 | for (i = 0; i < 6; i += 2) { |
fe8c2806 WD |
839 | word address; |
840 | ||
b56ddc63 WD |
841 | address = smc_mac_addr[i + 1] << 8; |
842 | address |= smc_mac_addr[i]; | |
39539887 | 843 | SMC_outw (address, (ADDR0_REG + i)); |
fe8c2806 WD |
844 | } |
845 | #else | |
b56ddc63 | 846 | for (i = 0; i < 6; i++) |
39539887 | 847 | SMC_outb (smc_mac_addr[i], (ADDR0_REG + i)); |
fe8c2806 WD |
848 | #endif |
849 | ||
850 | return 0; | |
851 | } | |
852 | ||
fe8c2806 WD |
853 | /*------------------------------------------------------------- |
854 | . | |
855 | . smc_rcv - receive a packet from the card | |
856 | . | |
857 | . There is ( at least ) a packet waiting to be read from | |
858 | . chip-memory. | |
859 | . | |
860 | . o Read the status | |
861 | . o If an error, record it | |
862 | . o otherwise, read in the packet | |
863 | -------------------------------------------------------------- | |
864 | */ | |
865 | static int smc_rcv() | |
866 | { | |
42dfe7a1 | 867 | int packet_number; |
fe8c2806 WD |
868 | word status; |
869 | word packet_length; | |
42dfe7a1 | 870 | int is_error = 0; |
fe8c2806 WD |
871 | #ifdef USE_32_BIT |
872 | dword stat_len; | |
873 | #endif | |
518e2e1a WD |
874 | byte saved_pnr; |
875 | word saved_ptr; | |
fe8c2806 | 876 | |
fe8c2806 | 877 | SMC_SELECT_BANK(2); |
518e2e1a WD |
878 | /* save PTR and PTR registers */ |
879 | saved_pnr = SMC_inb( PN_REG ); | |
880 | saved_ptr = SMC_inw( PTR_REG ); | |
881 | ||
fe8c2806 WD |
882 | packet_number = SMC_inw( RXFIFO_REG ); |
883 | ||
884 | if ( packet_number & RXFIFO_REMPTY ) { | |
885 | ||
886 | return 0; | |
887 | } | |
888 | ||
f39748ae | 889 | PRINTK3("%s: smc_rcv\n", SMC_DEV_NAME); |
fe8c2806 WD |
890 | /* start reading from the start of the packet */ |
891 | SMC_outw( PTR_READ | PTR_RCV | PTR_AUTOINC, PTR_REG ); | |
892 | ||
893 | /* First two words are status and packet_length */ | |
894 | #ifdef USE_32_BIT | |
895 | stat_len = SMC_inl(SMC91111_DATA_REG); | |
896 | status = stat_len & 0xffff; | |
897 | packet_length = stat_len >> 16; | |
898 | #else | |
42dfe7a1 WD |
899 | status = SMC_inw( SMC91111_DATA_REG ); |
900 | packet_length = SMC_inw( SMC91111_DATA_REG ); | |
fe8c2806 WD |
901 | #endif |
902 | ||
903 | packet_length &= 0x07ff; /* mask off top bits */ | |
904 | ||
905 | PRINTK2("RCV: STATUS %4x LENGTH %4x\n", status, packet_length ); | |
906 | ||
907 | if ( !(status & RS_ERRORS ) ){ | |
908 | /* Adjust for having already read the first two words */ | |
909 | packet_length -= 4; /*4; */ | |
910 | ||
911 | ||
fe8c2806 WD |
912 | /* set odd length for bug in LAN91C111, */ |
913 | /* which never sets RS_ODDFRAME */ | |
914 | /* TODO ? */ | |
915 | ||
916 | ||
917 | #ifdef USE_32_BIT | |
918 | PRINTK3(" Reading %d dwords (and %d bytes) \n", | |
919 | packet_length >> 2, packet_length & 3 ); | |
920 | /* QUESTION: Like in the TX routine, do I want | |
921 | to send the DWORDs or the bytes first, or some | |
922 | mixture. A mixture might improve already slow PIO | |
42dfe7a1 | 923 | performance */ |
fe8c2806 WD |
924 | SMC_insl( SMC91111_DATA_REG , NetRxPackets[0], packet_length >> 2 ); |
925 | /* read the left over bytes */ | |
926 | if (packet_length & 3) { | |
927 | int i; | |
928 | ||
699b13a6 | 929 | byte *tail = (byte *)(NetRxPackets[0] + (packet_length & ~3)); |
fe8c2806 WD |
930 | dword leftover = SMC_inl(SMC91111_DATA_REG); |
931 | for (i=0; i<(packet_length & 3); i++) | |
932 | *tail++ = (byte) (leftover >> (8*i)) & 0xff; | |
933 | } | |
934 | #else | |
935 | PRINTK3(" Reading %d words and %d byte(s) \n", | |
936 | (packet_length >> 1 ), packet_length & 1 ); | |
937 | SMC_insw(SMC91111_DATA_REG , NetRxPackets[0], packet_length >> 1); | |
938 | ||
939 | #endif /* USE_32_BIT */ | |
940 | ||
941 | #if SMC_DEBUG > 2 | |
942 | printf("Receiving Packet\n"); | |
943 | print_packet( NetRxPackets[0], packet_length ); | |
944 | #endif | |
945 | } else { | |
946 | /* error ... */ | |
947 | /* TODO ? */ | |
948 | is_error = 1; | |
949 | } | |
950 | ||
951 | while ( SMC_inw( MMU_CMD_REG ) & MC_BUSY ) | |
952 | udelay(1); /* Wait until not busy */ | |
953 | ||
954 | /* error or good, tell the card to get rid of this packet */ | |
955 | SMC_outw( MC_RELEASE, MMU_CMD_REG ); | |
956 | ||
957 | while ( SMC_inw( MMU_CMD_REG ) & MC_BUSY ) | |
958 | udelay(1); /* Wait until not busy */ | |
959 | ||
518e2e1a | 960 | /* restore saved registers */ |
1f6d4258 | 961 | #ifndef CONFIG_XAENIAX |
518e2e1a | 962 | SMC_outb( saved_pnr, PN_REG ); |
1f6d4258 WD |
963 | #else |
964 | /* On Xaeniax board, we can't use SMC_outb here because that way | |
965 | * the Allocate MMU command will end up written to the command register | |
966 | * as well, which will lead to a problem. | |
967 | */ | |
968 | SMC_outl( saved_pnr << 16, 0); | |
969 | #endif | |
518e2e1a WD |
970 | SMC_outw( saved_ptr, PTR_REG ); |
971 | ||
fe8c2806 WD |
972 | if (!is_error) { |
973 | /* Pass the packet up to the protocol layers. */ | |
974 | NetReceive(NetRxPackets[0], packet_length); | |
975 | return packet_length; | |
976 | } else { | |
977 | return 0; | |
978 | } | |
979 | ||
980 | } | |
981 | ||
982 | ||
fe8c2806 WD |
983 | /*---------------------------------------------------- |
984 | . smc_close | |
985 | . | |
986 | . this makes the board clean up everything that it can | |
42dfe7a1 | 987 | . and not talk to the outside world. Caused by |
fe8c2806 WD |
988 | . an 'ifconfig ethX down' |
989 | . | |
990 | -----------------------------------------------------*/ | |
991 | static int smc_close() | |
992 | { | |
f39748ae | 993 | PRINTK2("%s: smc_close\n", SMC_DEV_NAME); |
fe8c2806 WD |
994 | |
995 | /* clear everything */ | |
996 | smc_shutdown(); | |
997 | ||
998 | return 0; | |
999 | } | |
1000 | ||
1001 | ||
1002 | #if 0 | |
1003 | /*------------------------------------------------------------ | |
1004 | . Modify a bit in the LAN91C111 register set | |
1005 | .-------------------------------------------------------------*/ | |
1006 | static word smc_modify_regbit(int bank, int ioaddr, int reg, | |
1007 | unsigned int bit, int val) | |
1008 | { | |
1009 | word regval; | |
1010 | ||
1011 | SMC_SELECT_BANK( bank ); | |
1012 | ||
1013 | regval = SMC_inw( reg ); | |
1014 | if (val) | |
1015 | regval |= bit; | |
1016 | else | |
1017 | regval &= ~bit; | |
1018 | ||
1019 | SMC_outw( regval, 0 ); | |
1020 | return(regval); | |
1021 | } | |
1022 | ||
1023 | ||
1024 | /*------------------------------------------------------------ | |
1025 | . Retrieve a bit in the LAN91C111 register set | |
1026 | .-------------------------------------------------------------*/ | |
1027 | static int smc_get_regbit(int bank, int ioaddr, int reg, unsigned int bit) | |
1028 | { | |
1029 | SMC_SELECT_BANK( bank ); | |
1030 | if ( SMC_inw( reg ) & bit) | |
1031 | return(1); | |
1032 | else | |
1033 | return(0); | |
1034 | } | |
1035 | ||
1036 | ||
1037 | /*------------------------------------------------------------ | |
1038 | . Modify a LAN91C111 register (word access only) | |
1039 | .-------------------------------------------------------------*/ | |
1040 | static void smc_modify_reg(int bank, int ioaddr, int reg, word val) | |
1041 | { | |
1042 | SMC_SELECT_BANK( bank ); | |
1043 | SMC_outw( val, reg ); | |
1044 | } | |
1045 | ||
1046 | ||
1047 | /*------------------------------------------------------------ | |
1048 | . Retrieve a LAN91C111 register (word access only) | |
1049 | .-------------------------------------------------------------*/ | |
1050 | static int smc_get_reg(int bank, int ioaddr, int reg) | |
1051 | { | |
1052 | SMC_SELECT_BANK( bank ); | |
1053 | return(SMC_inw( reg )); | |
1054 | } | |
1055 | ||
1056 | #endif /* 0 */ | |
1057 | ||
1058 | /*---PHY CONTROL AND CONFIGURATION----------------------------------------- */ | |
1059 | ||
1060 | #if (SMC_DEBUG > 2 ) | |
1061 | ||
1062 | /*------------------------------------------------------------ | |
1063 | . Debugging function for viewing MII Management serial bitstream | |
1064 | .-------------------------------------------------------------*/ | |
b56ddc63 | 1065 | static void smc_dump_mii_stream (byte * bits, int size) |
fe8c2806 WD |
1066 | { |
1067 | int i; | |
1068 | ||
b56ddc63 WD |
1069 | printf ("BIT#:"); |
1070 | for (i = 0; i < size; ++i) { | |
1071 | printf ("%d", i % 10); | |
1072 | } | |
fe8c2806 | 1073 | |
b56ddc63 WD |
1074 | printf ("\nMDOE:"); |
1075 | for (i = 0; i < size; ++i) { | |
fe8c2806 | 1076 | if (bits[i] & MII_MDOE) |
b56ddc63 | 1077 | printf ("1"); |
fe8c2806 | 1078 | else |
b56ddc63 WD |
1079 | printf ("0"); |
1080 | } | |
fe8c2806 | 1081 | |
b56ddc63 WD |
1082 | printf ("\nMDO :"); |
1083 | for (i = 0; i < size; ++i) { | |
fe8c2806 | 1084 | if (bits[i] & MII_MDO) |
b56ddc63 | 1085 | printf ("1"); |
fe8c2806 | 1086 | else |
b56ddc63 WD |
1087 | printf ("0"); |
1088 | } | |
fe8c2806 | 1089 | |
b56ddc63 WD |
1090 | printf ("\nMDI :"); |
1091 | for (i = 0; i < size; ++i) { | |
fe8c2806 | 1092 | if (bits[i] & MII_MDI) |
b56ddc63 | 1093 | printf ("1"); |
fe8c2806 | 1094 | else |
b56ddc63 WD |
1095 | printf ("0"); |
1096 | } | |
fe8c2806 | 1097 | |
b56ddc63 | 1098 | printf ("\n"); |
fe8c2806 WD |
1099 | } |
1100 | #endif | |
1101 | ||
1102 | /*------------------------------------------------------------ | |
1103 | . Reads a register from the MII Management serial interface | |
1104 | .-------------------------------------------------------------*/ | |
1105 | #ifndef CONFIG_SMC91111_EXT_PHY | |
b56ddc63 | 1106 | static word smc_read_phy_register (byte phyreg) |
fe8c2806 WD |
1107 | { |
1108 | int oldBank; | |
1109 | int i; | |
1110 | byte mask; | |
1111 | word mii_reg; | |
1112 | byte bits[64]; | |
1113 | int clk_idx = 0; | |
1114 | int input_idx; | |
1115 | word phydata; | |
1116 | byte phyaddr = SMC_PHY_ADDR; | |
1117 | ||
1118 | /* 32 consecutive ones on MDO to establish sync */ | |
1119 | for (i = 0; i < 32; ++i) | |
1120 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1121 | ||
1122 | /* Start code <01> */ | |
1123 | bits[clk_idx++] = MII_MDOE; | |
1124 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1125 | ||
1126 | /* Read command <10> */ | |
1127 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1128 | bits[clk_idx++] = MII_MDOE; | |
1129 | ||
1130 | /* Output the PHY address, msb first */ | |
b56ddc63 WD |
1131 | mask = (byte) 0x10; |
1132 | for (i = 0; i < 5; ++i) { | |
fe8c2806 WD |
1133 | if (phyaddr & mask) |
1134 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1135 | else | |
1136 | bits[clk_idx++] = MII_MDOE; | |
1137 | ||
1138 | /* Shift to next lowest bit */ | |
1139 | mask >>= 1; | |
b56ddc63 | 1140 | } |
fe8c2806 WD |
1141 | |
1142 | /* Output the phy register number, msb first */ | |
b56ddc63 WD |
1143 | mask = (byte) 0x10; |
1144 | for (i = 0; i < 5; ++i) { | |
fe8c2806 WD |
1145 | if (phyreg & mask) |
1146 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1147 | else | |
1148 | bits[clk_idx++] = MII_MDOE; | |
1149 | ||
1150 | /* Shift to next lowest bit */ | |
1151 | mask >>= 1; | |
b56ddc63 | 1152 | } |
fe8c2806 WD |
1153 | |
1154 | /* Tristate and turnaround (2 bit times) */ | |
1155 | bits[clk_idx++] = 0; | |
1156 | /*bits[clk_idx++] = 0; */ | |
1157 | ||
1158 | /* Input starts at this bit time */ | |
1159 | input_idx = clk_idx; | |
1160 | ||
1161 | /* Will input 16 bits */ | |
1162 | for (i = 0; i < 16; ++i) | |
1163 | bits[clk_idx++] = 0; | |
1164 | ||
1165 | /* Final clock bit */ | |
1166 | bits[clk_idx++] = 0; | |
1167 | ||
1168 | /* Save the current bank */ | |
b56ddc63 | 1169 | oldBank = SMC_inw (BANK_SELECT); |
fe8c2806 WD |
1170 | |
1171 | /* Select bank 3 */ | |
b56ddc63 | 1172 | SMC_SELECT_BANK (3); |
fe8c2806 WD |
1173 | |
1174 | /* Get the current MII register value */ | |
b56ddc63 | 1175 | mii_reg = SMC_inw (MII_REG); |
fe8c2806 WD |
1176 | |
1177 | /* Turn off all MII Interface bits */ | |
b56ddc63 | 1178 | mii_reg &= ~(MII_MDOE | MII_MCLK | MII_MDI | MII_MDO); |
fe8c2806 WD |
1179 | |
1180 | /* Clock all 64 cycles */ | |
b56ddc63 | 1181 | for (i = 0; i < sizeof bits; ++i) { |
fe8c2806 | 1182 | /* Clock Low - output data */ |
b56ddc63 WD |
1183 | SMC_outw (mii_reg | bits[i], MII_REG); |
1184 | udelay (SMC_PHY_CLOCK_DELAY); | |
fe8c2806 WD |
1185 | |
1186 | ||
1187 | /* Clock Hi - input data */ | |
b56ddc63 WD |
1188 | SMC_outw (mii_reg | bits[i] | MII_MCLK, MII_REG); |
1189 | udelay (SMC_PHY_CLOCK_DELAY); | |
1190 | bits[i] |= SMC_inw (MII_REG) & MII_MDI; | |
1191 | } | |
fe8c2806 WD |
1192 | |
1193 | /* Return to idle state */ | |
1194 | /* Set clock to low, data to low, and output tristated */ | |
b56ddc63 WD |
1195 | SMC_outw (mii_reg, MII_REG); |
1196 | udelay (SMC_PHY_CLOCK_DELAY); | |
fe8c2806 WD |
1197 | |
1198 | /* Restore original bank select */ | |
b56ddc63 | 1199 | SMC_SELECT_BANK (oldBank); |
fe8c2806 WD |
1200 | |
1201 | /* Recover input data */ | |
1202 | phydata = 0; | |
b56ddc63 | 1203 | for (i = 0; i < 16; ++i) { |
fe8c2806 WD |
1204 | phydata <<= 1; |
1205 | ||
1206 | if (bits[input_idx++] & MII_MDI) | |
1207 | phydata |= 0x0001; | |
b56ddc63 | 1208 | } |
fe8c2806 WD |
1209 | |
1210 | #if (SMC_DEBUG > 2 ) | |
b56ddc63 | 1211 | printf ("smc_read_phy_register(): phyaddr=%x,phyreg=%x,phydata=%x\n", |
fe8c2806 | 1212 | phyaddr, phyreg, phydata); |
b56ddc63 | 1213 | smc_dump_mii_stream (bits, sizeof bits); |
fe8c2806 WD |
1214 | #endif |
1215 | ||
b56ddc63 | 1216 | return (phydata); |
fe8c2806 WD |
1217 | } |
1218 | ||
1219 | ||
1220 | /*------------------------------------------------------------ | |
1221 | . Writes a register to the MII Management serial interface | |
1222 | .-------------------------------------------------------------*/ | |
b56ddc63 | 1223 | static void smc_write_phy_register (byte phyreg, word phydata) |
fe8c2806 WD |
1224 | { |
1225 | int oldBank; | |
1226 | int i; | |
1227 | word mask; | |
1228 | word mii_reg; | |
1229 | byte bits[65]; | |
1230 | int clk_idx = 0; | |
1231 | byte phyaddr = SMC_PHY_ADDR; | |
1232 | ||
1233 | /* 32 consecutive ones on MDO to establish sync */ | |
1234 | for (i = 0; i < 32; ++i) | |
1235 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1236 | ||
1237 | /* Start code <01> */ | |
1238 | bits[clk_idx++] = MII_MDOE; | |
1239 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1240 | ||
1241 | /* Write command <01> */ | |
1242 | bits[clk_idx++] = MII_MDOE; | |
1243 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1244 | ||
1245 | /* Output the PHY address, msb first */ | |
b56ddc63 WD |
1246 | mask = (byte) 0x10; |
1247 | for (i = 0; i < 5; ++i) { | |
fe8c2806 WD |
1248 | if (phyaddr & mask) |
1249 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1250 | else | |
1251 | bits[clk_idx++] = MII_MDOE; | |
1252 | ||
1253 | /* Shift to next lowest bit */ | |
1254 | mask >>= 1; | |
b56ddc63 | 1255 | } |
fe8c2806 WD |
1256 | |
1257 | /* Output the phy register number, msb first */ | |
b56ddc63 WD |
1258 | mask = (byte) 0x10; |
1259 | for (i = 0; i < 5; ++i) { | |
fe8c2806 WD |
1260 | if (phyreg & mask) |
1261 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1262 | else | |
1263 | bits[clk_idx++] = MII_MDOE; | |
1264 | ||
1265 | /* Shift to next lowest bit */ | |
1266 | mask >>= 1; | |
b56ddc63 | 1267 | } |
fe8c2806 WD |
1268 | |
1269 | /* Tristate and turnaround (2 bit times) */ | |
1270 | bits[clk_idx++] = 0; | |
1271 | bits[clk_idx++] = 0; | |
1272 | ||
1273 | /* Write out 16 bits of data, msb first */ | |
1274 | mask = 0x8000; | |
b56ddc63 | 1275 | for (i = 0; i < 16; ++i) { |
fe8c2806 WD |
1276 | if (phydata & mask) |
1277 | bits[clk_idx++] = MII_MDOE | MII_MDO; | |
1278 | else | |
1279 | bits[clk_idx++] = MII_MDOE; | |
1280 | ||
1281 | /* Shift to next lowest bit */ | |
1282 | mask >>= 1; | |
b56ddc63 | 1283 | } |
fe8c2806 WD |
1284 | |
1285 | /* Final clock bit (tristate) */ | |
1286 | bits[clk_idx++] = 0; | |
1287 | ||
1288 | /* Save the current bank */ | |
b56ddc63 | 1289 | oldBank = SMC_inw (BANK_SELECT); |
fe8c2806 WD |
1290 | |
1291 | /* Select bank 3 */ | |
b56ddc63 | 1292 | SMC_SELECT_BANK (3); |
fe8c2806 WD |
1293 | |
1294 | /* Get the current MII register value */ | |
b56ddc63 | 1295 | mii_reg = SMC_inw (MII_REG); |
fe8c2806 WD |
1296 | |
1297 | /* Turn off all MII Interface bits */ | |
b56ddc63 | 1298 | mii_reg &= ~(MII_MDOE | MII_MCLK | MII_MDI | MII_MDO); |
fe8c2806 WD |
1299 | |
1300 | /* Clock all cycles */ | |
b56ddc63 | 1301 | for (i = 0; i < sizeof bits; ++i) { |
fe8c2806 | 1302 | /* Clock Low - output data */ |
b56ddc63 WD |
1303 | SMC_outw (mii_reg | bits[i], MII_REG); |
1304 | udelay (SMC_PHY_CLOCK_DELAY); | |
fe8c2806 WD |
1305 | |
1306 | ||
1307 | /* Clock Hi - input data */ | |
b56ddc63 WD |
1308 | SMC_outw (mii_reg | bits[i] | MII_MCLK, MII_REG); |
1309 | udelay (SMC_PHY_CLOCK_DELAY); | |
1310 | bits[i] |= SMC_inw (MII_REG) & MII_MDI; | |
1311 | } | |
fe8c2806 WD |
1312 | |
1313 | /* Return to idle state */ | |
1314 | /* Set clock to low, data to low, and output tristated */ | |
b56ddc63 WD |
1315 | SMC_outw (mii_reg, MII_REG); |
1316 | udelay (SMC_PHY_CLOCK_DELAY); | |
fe8c2806 WD |
1317 | |
1318 | /* Restore original bank select */ | |
b56ddc63 | 1319 | SMC_SELECT_BANK (oldBank); |
fe8c2806 WD |
1320 | |
1321 | #if (SMC_DEBUG > 2 ) | |
b56ddc63 | 1322 | printf ("smc_write_phy_register(): phyaddr=%x,phyreg=%x,phydata=%x\n", |
fe8c2806 | 1323 | phyaddr, phyreg, phydata); |
b56ddc63 | 1324 | smc_dump_mii_stream (bits, sizeof bits); |
fe8c2806 WD |
1325 | #endif |
1326 | } | |
1327 | #endif /* !CONFIG_SMC91111_EXT_PHY */ | |
1328 | ||
1329 | ||
fe8c2806 WD |
1330 | /*------------------------------------------------------------ |
1331 | . Waits the specified number of milliseconds - kernel friendly | |
1332 | .-------------------------------------------------------------*/ | |
1333 | #ifndef CONFIG_SMC91111_EXT_PHY | |
1334 | static void smc_wait_ms(unsigned int ms) | |
1335 | { | |
1336 | udelay(ms*1000); | |
1337 | } | |
1338 | #endif /* !CONFIG_SMC91111_EXT_PHY */ | |
1339 | ||
1340 | ||
fe8c2806 WD |
1341 | /*------------------------------------------------------------ |
1342 | . Configures the specified PHY using Autonegotiation. Calls | |
1343 | . smc_phy_fixed() if the user has requested a certain config. | |
1344 | .-------------------------------------------------------------*/ | |
1345 | #ifndef CONFIG_SMC91111_EXT_PHY | |
b56ddc63 | 1346 | static void smc_phy_configure () |
fe8c2806 WD |
1347 | { |
1348 | int timeout; | |
1349 | byte phyaddr; | |
b56ddc63 WD |
1350 | word my_phy_caps; /* My PHY capabilities */ |
1351 | word my_ad_caps; /* My Advertised capabilities */ | |
1352 | word status = 0; /*;my status = 0 */ | |
fe8c2806 WD |
1353 | int failed = 0; |
1354 | ||
f39748ae | 1355 | PRINTK3 ("%s: smc_program_phy()\n", SMC_DEV_NAME); |
fe8c2806 WD |
1356 | |
1357 | ||
fe8c2806 WD |
1358 | /* Get the detected phy address */ |
1359 | phyaddr = SMC_PHY_ADDR; | |
1360 | ||
1361 | /* Reset the PHY, setting all other bits to zero */ | |
b56ddc63 | 1362 | smc_write_phy_register (PHY_CNTL_REG, PHY_CNTL_RST); |
fe8c2806 WD |
1363 | |
1364 | /* Wait for the reset to complete, or time out */ | |
b56ddc63 WD |
1365 | timeout = 6; /* Wait up to 3 seconds */ |
1366 | while (timeout--) { | |
1367 | if (!(smc_read_phy_register (PHY_CNTL_REG) | |
1368 | & PHY_CNTL_RST)) { | |
fe8c2806 WD |
1369 | /* reset complete */ |
1370 | break; | |
fe8c2806 WD |
1371 | } |
1372 | ||
b56ddc63 WD |
1373 | smc_wait_ms (500); /* wait 500 millisecs */ |
1374 | } | |
1375 | ||
1376 | if (timeout < 1) { | |
1377 | printf ("%s:PHY reset timed out\n", SMC_DEV_NAME); | |
fe8c2806 | 1378 | goto smc_phy_configure_exit; |
b56ddc63 | 1379 | } |
fe8c2806 WD |
1380 | |
1381 | /* Read PHY Register 18, Status Output */ | |
1382 | /* lp->lastPhy18 = smc_read_phy_register(PHY_INT_REG); */ | |
1383 | ||
1384 | /* Enable PHY Interrupts (for register 18) */ | |
1385 | /* Interrupts listed here are disabled */ | |
8bf3b005 | 1386 | smc_write_phy_register (PHY_MASK_REG, 0xffff); |
fe8c2806 WD |
1387 | |
1388 | /* Configure the Receive/Phy Control register */ | |
b56ddc63 WD |
1389 | SMC_SELECT_BANK (0); |
1390 | SMC_outw (RPC_DEFAULT, RPC_REG); | |
fe8c2806 WD |
1391 | |
1392 | /* Copy our capabilities from PHY_STAT_REG to PHY_AD_REG */ | |
b56ddc63 WD |
1393 | my_phy_caps = smc_read_phy_register (PHY_STAT_REG); |
1394 | my_ad_caps = PHY_AD_CSMA; /* I am CSMA capable */ | |
fe8c2806 WD |
1395 | |
1396 | if (my_phy_caps & PHY_STAT_CAP_T4) | |
1397 | my_ad_caps |= PHY_AD_T4; | |
1398 | ||
1399 | if (my_phy_caps & PHY_STAT_CAP_TXF) | |
1400 | my_ad_caps |= PHY_AD_TX_FDX; | |
1401 | ||
1402 | if (my_phy_caps & PHY_STAT_CAP_TXH) | |
1403 | my_ad_caps |= PHY_AD_TX_HDX; | |
1404 | ||
1405 | if (my_phy_caps & PHY_STAT_CAP_TF) | |
1406 | my_ad_caps |= PHY_AD_10_FDX; | |
1407 | ||
1408 | if (my_phy_caps & PHY_STAT_CAP_TH) | |
1409 | my_ad_caps |= PHY_AD_10_HDX; | |
1410 | ||
1411 | /* Update our Auto-Neg Advertisement Register */ | |
b56ddc63 | 1412 | smc_write_phy_register (PHY_AD_REG, my_ad_caps); |
fe8c2806 | 1413 | |
518e2e1a WD |
1414 | /* Read the register back. Without this, it appears that when */ |
1415 | /* auto-negotiation is restarted, sometimes it isn't ready and */ | |
1416 | /* the link does not come up. */ | |
1417 | smc_read_phy_register(PHY_AD_REG); | |
1418 | ||
f39748ae WD |
1419 | PRINTK2 ("%s: phy caps=%x\n", SMC_DEV_NAME, my_phy_caps); |
1420 | PRINTK2 ("%s: phy advertised caps=%x\n", SMC_DEV_NAME, my_ad_caps); | |
fe8c2806 WD |
1421 | |
1422 | /* Restart auto-negotiation process in order to advertise my caps */ | |
b56ddc63 WD |
1423 | smc_write_phy_register (PHY_CNTL_REG, |
1424 | PHY_CNTL_ANEG_EN | PHY_CNTL_ANEG_RST); | |
fe8c2806 WD |
1425 | |
1426 | /* Wait for the auto-negotiation to complete. This may take from */ | |
1427 | /* 2 to 3 seconds. */ | |
1428 | /* Wait for the reset to complete, or time out */ | |
f39748ae | 1429 | timeout = CONFIG_SMC_AUTONEG_TIMEOUT * 2; |
b56ddc63 | 1430 | while (timeout--) { |
f39748ae | 1431 | |
b56ddc63 WD |
1432 | status = smc_read_phy_register (PHY_STAT_REG); |
1433 | if (status & PHY_STAT_ANEG_ACK) { | |
fe8c2806 WD |
1434 | /* auto-negotiate complete */ |
1435 | break; | |
b56ddc63 | 1436 | } |
fe8c2806 | 1437 | |
b56ddc63 | 1438 | smc_wait_ms (500); /* wait 500 millisecs */ |
fe8c2806 WD |
1439 | |
1440 | /* Restart auto-negotiation if remote fault */ | |
b56ddc63 | 1441 | if (status & PHY_STAT_REM_FLT) { |
f39748ae | 1442 | printf ("%s: PHY remote fault detected\n", |
b56ddc63 | 1443 | SMC_DEV_NAME); |
fe8c2806 WD |
1444 | |
1445 | /* Restart auto-negotiation */ | |
f39748ae | 1446 | printf ("%s: PHY restarting auto-negotiation\n", |
fe8c2806 | 1447 | SMC_DEV_NAME); |
b56ddc63 WD |
1448 | smc_write_phy_register (PHY_CNTL_REG, |
1449 | PHY_CNTL_ANEG_EN | | |
1450 | PHY_CNTL_ANEG_RST | | |
1451 | PHY_CNTL_SPEED | | |
1452 | PHY_CNTL_DPLX); | |
fe8c2806 | 1453 | } |
b56ddc63 | 1454 | } |
fe8c2806 | 1455 | |
b56ddc63 | 1456 | if (timeout < 1) { |
f39748ae | 1457 | printf ("%s: PHY auto-negotiate timed out\n", SMC_DEV_NAME); |
fe8c2806 | 1458 | failed = 1; |
b56ddc63 | 1459 | } |
fe8c2806 WD |
1460 | |
1461 | /* Fail if we detected an auto-negotiate remote fault */ | |
b56ddc63 | 1462 | if (status & PHY_STAT_REM_FLT) { |
f39748ae | 1463 | printf ("%s: PHY remote fault detected\n", SMC_DEV_NAME); |
fe8c2806 | 1464 | failed = 1; |
b56ddc63 | 1465 | } |
fe8c2806 WD |
1466 | |
1467 | /* Re-Configure the Receive/Phy Control register */ | |
b56ddc63 | 1468 | SMC_outw (RPC_DEFAULT, RPC_REG); |
fe8c2806 | 1469 | |
26238132 | 1470 | smc_phy_configure_exit: ; |
fe8c2806 WD |
1471 | |
1472 | } | |
1473 | #endif /* !CONFIG_SMC91111_EXT_PHY */ | |
1474 | ||
1475 | ||
1476 | #if SMC_DEBUG > 2 | |
1477 | static void print_packet( byte * buf, int length ) | |
1478 | { | |
8bde7f77 WD |
1479 | int i; |
1480 | int remainder; | |
1481 | int lines; | |
fe8c2806 | 1482 | |
8bde7f77 | 1483 | printf("Packet of length %d \n", length ); |
fe8c2806 WD |
1484 | |
1485 | #if SMC_DEBUG > 3 | |
8bde7f77 WD |
1486 | lines = length / 16; |
1487 | remainder = length % 16; | |
1488 | ||
1489 | for ( i = 0; i < lines ; i ++ ) { | |
1490 | int cur; | |
1491 | ||
1492 | for ( cur = 0; cur < 8; cur ++ ) { | |
1493 | byte a, b; | |
1494 | ||
1495 | a = *(buf ++ ); | |
1496 | b = *(buf ++ ); | |
1497 | printf("%02x%02x ", a, b ); | |
1498 | } | |
1499 | printf("\n"); | |
1500 | } | |
1501 | for ( i = 0; i < remainder/2 ; i++ ) { | |
1502 | byte a, b; | |
1503 | ||
1504 | a = *(buf ++ ); | |
1505 | b = *(buf ++ ); | |
1506 | printf("%02x%02x ", a, b ); | |
1507 | } | |
1508 | printf("\n"); | |
fe8c2806 | 1509 | #endif |
fe8c2806 WD |
1510 | } |
1511 | #endif | |
1512 | ||
1513 | int eth_init(bd_t *bd) { | |
0b97ab14 | 1514 | return (smc_open(bd)); |
fe8c2806 WD |
1515 | } |
1516 | ||
1517 | void eth_halt() { | |
1518 | smc_close(); | |
1519 | } | |
1520 | ||
1521 | int eth_rx() { | |
1522 | return smc_rcv(); | |
1523 | } | |
1524 | ||
1525 | int eth_send(volatile void *packet, int length) { | |
1526 | return smc_send_packet(packet, length); | |
1527 | } | |
1528 | ||
b56ddc63 | 1529 | int smc_get_ethaddr (bd_t * bd) |
0b97ab14 | 1530 | { |
b56ddc63 WD |
1531 | int env_size, rom_valid, env_present = 0, reg; |
1532 | char *s = NULL, *e, *v_mac, es[] = "11:22:33:44:55:66"; | |
d52fb7e3 WD |
1533 | char s_env_mac[64]; |
1534 | uchar v_env_mac[6], v_rom_mac[6]; | |
b56ddc63 WD |
1535 | |
1536 | env_size = getenv_r ("ethaddr", s_env_mac, sizeof (s_env_mac)); | |
1537 | if ((env_size > 0) && (env_size < sizeof (es))) { /* exit if env is bad */ | |
1538 | printf ("\n*** ERROR: ethaddr is not set properly!!\n"); | |
1539 | return (-1); | |
1540 | } | |
1541 | ||
1542 | if (env_size > 0) { | |
1543 | env_present = 1; | |
1544 | s = s_env_mac; | |
8bde7f77 | 1545 | } |
8bde7f77 | 1546 | |
42dfe7a1 | 1547 | for (reg = 0; reg < 6; ++reg) { /* turn string into mac value */ |
b56ddc63 WD |
1548 | v_env_mac[reg] = s ? simple_strtoul (s, &e, 16) : 0; |
1549 | if (s) | |
1550 | s = (*e) ? e + 1 : e; | |
8bde7f77 | 1551 | } |
b56ddc63 WD |
1552 | |
1553 | rom_valid = get_rom_mac (v_rom_mac); /* get ROM mac value if any */ | |
1554 | ||
1555 | if (!env_present) { /* if NO env */ | |
1556 | if (rom_valid) { /* but ROM is valid */ | |
d52fb7e3 | 1557 | v_mac = (char *)v_rom_mac; |
b56ddc63 WD |
1558 | sprintf (s_env_mac, "%02X:%02X:%02X:%02X:%02X:%02X", |
1559 | v_mac[0], v_mac[1], v_mac[2], v_mac[3], | |
1560 | v_mac[4], v_mac[5]); | |
1561 | setenv ("ethaddr", s_env_mac); | |
1562 | } else { /* no env, bad ROM */ | |
1563 | printf ("\n*** ERROR: ethaddr is NOT set !!\n"); | |
1564 | return (-1); | |
1565 | } | |
1566 | } else { /* good env, don't care ROM */ | |
d52fb7e3 | 1567 | v_mac = (char *)v_env_mac; /* always use a good env over a ROM */ |
b56ddc63 WD |
1568 | } |
1569 | ||
42dfe7a1 | 1570 | if (env_present && rom_valid) { /* if both env and ROM are good */ |
b56ddc63 | 1571 | if (memcmp (v_env_mac, v_rom_mac, 6) != 0) { |
b56ddc63 WD |
1572 | printf ("\nWarning: MAC addresses don't match:\n"); |
1573 | printf ("\tHW MAC address: " | |
1574 | "%02X:%02X:%02X:%02X:%02X:%02X\n", | |
1575 | v_rom_mac[0], v_rom_mac[1], | |
1576 | v_rom_mac[2], v_rom_mac[3], | |
1577 | v_rom_mac[4], v_rom_mac[5] ); | |
1578 | printf ("\t\"ethaddr\" value: " | |
1579 | "%02X:%02X:%02X:%02X:%02X:%02X\n", | |
1580 | v_env_mac[0], v_env_mac[1], | |
1581 | v_env_mac[2], v_env_mac[3], | |
1582 | v_env_mac[4], v_env_mac[5]) ; | |
1583 | debug ("### Set MAC addr from environment\n"); | |
b56ddc63 WD |
1584 | } |
1585 | } | |
1586 | memcpy (bd->bi_enetaddr, v_mac, 6); /* update global address to match env (allows env changing) */ | |
d52fb7e3 | 1587 | smc_set_mac_addr ((uchar *)v_mac); /* use old function to update smc default */ |
3d3befa7 | 1588 | PRINTK("Using MAC Address %02X:%02X:%02X:%02X:%02X:%02X\n", v_mac[0], v_mac[1], |
42dfe7a1 | 1589 | v_mac[2], v_mac[3], v_mac[4], v_mac[5]); |
b56ddc63 | 1590 | return (0); |
0b97ab14 WD |
1591 | } |
1592 | ||
d52fb7e3 | 1593 | int get_rom_mac (uchar *v_rom_mac) |
0b97ab14 | 1594 | { |
b56ddc63 WD |
1595 | #ifdef HARDCODE_MAC /* used for testing or to supress run time warnings */ |
1596 | char hw_mac_addr[] = { 0x02, 0x80, 0xad, 0x20, 0x31, 0xb8 }; | |
0b97ab14 | 1597 | |
b56ddc63 WD |
1598 | memcpy (v_rom_mac, hw_mac_addr, 6); |
1599 | return (1); | |
0b97ab14 | 1600 | #else |
3d3befa7 | 1601 | int i; |
f39748ae WD |
1602 | int valid_mac = 0; |
1603 | ||
3d3befa7 WD |
1604 | SMC_SELECT_BANK (1); |
1605 | for (i=0; i<6; i++) | |
1606 | { | |
39539887 | 1607 | v_rom_mac[i] = SMC_inb ((ADDR0_REG + i)); |
f39748ae | 1608 | valid_mac |= v_rom_mac[i]; |
b56ddc63 | 1609 | } |
f39748ae WD |
1610 | |
1611 | return (valid_mac ? 1 : 0); | |
0b97ab14 WD |
1612 | #endif |
1613 | } | |
fe8c2806 | 1614 | #endif /* CONFIG_DRIVER_SMC91111 */ |