]>
Commit | Line | Data |
---|---|---|
2bc00e01 | 1 | /* |
2 | * (C) Copyright 2015 Rockchip Electronics Co., Ltd | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #include <common.h> | |
8 | #include <dm.h> | |
9 | #include <errno.h> | |
11636258 | 10 | #include <sysreset.h> |
2bc00e01 | 11 | #include <asm/io.h> |
12 | #include <asm/arch/clock.h> | |
13 | #include <asm/arch/cru_rk3036.h> | |
14 | #include <asm/arch/hardware.h> | |
15 | #include <linux/err.h> | |
16 | ||
11636258 | 17 | int rk3036_sysreset_request(struct udevice *dev, enum sysreset_t type) |
2bc00e01 | 18 | { |
19 | struct rk3036_cru *cru = rockchip_get_cru(); | |
20 | ||
21 | if (IS_ERR(cru)) | |
22 | return PTR_ERR(cru); | |
23 | switch (type) { | |
11636258 | 24 | case SYSRESET_WARM: |
2bc00e01 | 25 | writel(0xeca8, &cru->cru_glb_srst_snd_value); |
26 | break; | |
11636258 | 27 | case SYSRESET_COLD: |
2bc00e01 | 28 | writel(0xfdb9, &cru->cru_glb_srst_fst_value); |
29 | break; | |
30 | default: | |
31 | return -EPROTONOSUPPORT; | |
32 | } | |
33 | ||
34 | return -EINPROGRESS; | |
35 | } | |
36 | ||
11636258 SW |
37 | static struct sysreset_ops rk3036_sysreset = { |
38 | .request = rk3036_sysreset_request, | |
2bc00e01 | 39 | }; |
40 | ||
11636258 SW |
41 | U_BOOT_DRIVER(sysreset_rk3036) = { |
42 | .name = "rk3036_sysreset", | |
43 | .id = UCLASS_SYSRESET, | |
44 | .ops = &rk3036_sysreset, | |
2bc00e01 | 45 | }; |