]>
Commit | Line | Data |
---|---|---|
6e7e9294 MY |
1 | # |
2 | # USB Host Controller Drivers | |
3 | # | |
4 | comment "USB Host Controller Drivers" | |
5 | ||
2b58e1b7 MY |
6 | config USB_HOST |
7 | bool | |
8 | ||
6e7e9294 MY |
9 | config USB_XHCI_HCD |
10 | bool "xHCI HCD (USB 3.0) support" | |
2b58e1b7 | 11 | select USB_HOST |
6e7e9294 MY |
12 | ---help--- |
13 | The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0 | |
14 | "SuperSpeed" host controller hardware. | |
15 | ||
6e7e9294 MY |
16 | if USB_XHCI_HCD |
17 | ||
10db7500 MY |
18 | config USB_XHCI_DWC3 |
19 | bool "DesignWare USB3 DRD Core Support" | |
20 | help | |
21 | Say Y or if your system has a Dual Role SuperSpeed | |
22 | USB controller based on the DesignWare USB3 IP Core. | |
23 | ||
81c1f6f0 SR |
24 | config USB_XHCI_MVEBU |
25 | bool "MVEBU USB 3.0 support" | |
26 | default y | |
27 | depends on ARCH_MVEBU | |
81192b79 | 28 | select DM_REGULATOR |
81c1f6f0 SR |
29 | help |
30 | Choose this option to add support for USB 3.0 driver on mvebu | |
31 | SoCs, which includes Armada8K, Armada3700 and other Armada | |
32 | family SoCs. | |
33 | ||
d7cde281 BM |
34 | config USB_XHCI_PCI |
35 | bool "Support for PCI-based xHCI USB controller" | |
978f6a3b | 36 | depends on DM_USB |
d7cde281 BM |
37 | default y if X86 |
38 | help | |
39 | Enables support for the PCI-based xHCI controller. | |
40 | ||
f7bb27a5 KY |
41 | config USB_XHCI_ROCKCHIP |
42 | bool "Support for Rockchip on-chip xHCI USB controller" | |
43 | depends on ARCH_ROCKCHIP | |
e85f00ab MD |
44 | depends on DM_REGULATOR |
45 | depends on DM_USB | |
f7bb27a5 KY |
46 | default y |
47 | help | |
48 | Enables support for the on-chip xHCI controller on Rockchip SoCs. | |
49 | ||
40d1a31e PC |
50 | config USB_XHCI_STI |
51 | bool "Support for STMicroelectronics STiH407 family on-chip xHCI USB controller" | |
52 | depends on ARCH_STI | |
53 | default y | |
54 | help | |
55 | Enables support for the on-chip xHCI controller on STMicroelectronics | |
56 | STiH407 family SoCs. This is a driver for the dwc3 to provide the glue logic | |
57 | to configure the controller. | |
58 | ||
63d74747 MS |
59 | config USB_XHCI_ZYNQMP |
60 | bool "Support for Xilinx ZynqMP on-chip xHCI USB controller" | |
61 | depends on ARCH_ZYNQMP | |
62 | help | |
63 | Enables support for the on-chip xHCI controller on Xilinx ZynqMP SoCs. | |
64 | ||
ef3f3b81 UM |
65 | config USB_XHCI_DRA7XX_INDEX |
66 | int "DRA7XX xHCI USB index" | |
67 | range 0 1 | |
68 | default 0 | |
69 | depends on DRA7XX | |
70 | help | |
71 | Select the DRA7XX xHCI USB index. | |
72 | Current supported values: 0, 1. | |
73 | ||
420b0eba RW |
74 | config USB_XHCI_FSL |
75 | bool "Support for NXP Layerscape on-chip xHCI USB controller" | |
76 | default y if ARCH_LS1021A || FSL_LSCH3 || FSL_LSCH2 | |
77 | depends on !SPL_NO_USB | |
78 | help | |
79 | Enables support for the on-chip xHCI controller on NXP Layerscape SoCs. | |
93cb8247 | 80 | endif # USB_XHCI_HCD |
fee331f6 | 81 | |
6e7e9294 MY |
82 | config USB_EHCI_HCD |
83 | bool "EHCI HCD (USB 2.0) support" | |
64d6ac5b | 84 | default y if ARCH_MX5 || ARCH_MX6 |
2b58e1b7 | 85 | select USB_HOST |
6e7e9294 MY |
86 | ---help--- |
87 | The Enhanced Host Controller Interface (EHCI) is standard for USB 2.0 | |
88 | "high speed" (480 Mbit/sec, 60 Mbyte/sec) host controller hardware. | |
89 | If your USB host controller supports USB 2.0, you will likely want to | |
90 | configure this Host Controller Driver. | |
91 | ||
92 | EHCI controllers are packaged with "companion" host controllers (OHCI | |
93 | or UHCI) to handle USB 1.1 devices connected to root hub ports. Ports | |
94 | will connect to EHCI if the device is high speed, otherwise they | |
95 | connect to a companion controller. If you configure EHCI, you should | |
96 | probably configure the OHCI (for NEC and some other vendors) USB Host | |
97 | Controller Driver or UHCI (for Via motherboards) Host Controller | |
98 | Driver too. | |
99 | ||
100 | You may want to read <file:Documentation/usb/ehci.txt>. | |
101 | ||
6e7e9294 MY |
102 | if USB_EHCI_HCD |
103 | ||
17b68b5a WY |
104 | config USB_EHCI_ATMEL |
105 | bool "Support for Atmel on-chip EHCI USB controller" | |
106 | depends on ARCH_AT91 | |
107 | default y | |
108 | ---help--- | |
109 | Enables support for the on-chip EHCI controller on Atmel chips. | |
110 | ||
cd48225b | 111 | config USB_EHCI_MARVELL |
80f1f320 TR |
112 | bool "Support for Marvell on-chip EHCI USB controller" |
113 | depends on ARCH_MVEBU || KIRKWOOD || ORION5X | |
cd48225b SR |
114 | default y |
115 | ---help--- | |
116 | Enables support for the on-chip EHCI controller on MVEBU SoCs. | |
117 | ||
919e802c NK |
118 | config USB_EHCI_MX6 |
119 | bool "Support for i.MX6 on-chip EHCI USB controller" | |
120 | depends on ARCH_MX6 | |
121 | default y | |
122 | ---help--- | |
123 | Enables support for the on-chip EHCI controller on i.MX6 SoCs. | |
124 | ||
2deebe24 SA |
125 | config USB_EHCI_MX7 |
126 | bool "Support for i.MX7 on-chip EHCI USB controller" | |
127 | depends on ARCH_MX7 | |
128 | default y | |
129 | ---help--- | |
130 | Enables support for the on-chip EHCI controller on i.MX7 SoCs. | |
131 | ||
1d1ab61c TR |
132 | config USB_EHCI_OMAP |
133 | bool "Support for OMAP3+ on-chip EHCI USB controller" | |
134 | depends on ARCH_OMAP2PLUS | |
135 | default y | |
136 | ---help--- | |
137 | Enables support for the on-chip EHCI controller on OMAP3 and later | |
138 | SoCs. | |
139 | ||
c4483093 SA |
140 | if USB_EHCI_MX7 |
141 | ||
142 | config MXC_USB_OTG_HACTIVE | |
143 | bool "USB Power pin high active" | |
144 | ---help--- | |
145 | Set the USB Power pin polarity to be high active (PWR_POL) | |
146 | ||
147 | endif | |
148 | ||
5a822118 MK |
149 | config USB_EHCI_MSM |
150 | bool "Support for Qualcomm on-chip EHCI USB controller" | |
151 | depends on DM_USB | |
152 | select USB_ULPI_VIEWPORT | |
153 | default n | |
154 | ---help--- | |
155 | Enables support for the on-chip EHCI controller on Qualcomm | |
156 | Snapdragon SoCs. | |
157 | This driver supports combination of Chipidea USB controller | |
158 | and Synapsys USB PHY in host mode only. | |
159 | ||
a11a5b8a BM |
160 | config USB_EHCI_PCI |
161 | bool "Support for PCI-based EHCI USB controller" | |
162 | default y if X86 | |
163 | help | |
164 | Enables support for the PCI-based EHCI controller. | |
165 | ||
2cdc778b SDPP |
166 | config USB_EHCI_ZYNQ |
167 | bool "Support for Xilinx Zynq on-chip EHCI USB controller" | |
168 | depends on ARCH_ZYNQ | |
169 | default y | |
170 | ---help--- | |
171 | Enable support for Zynq on-chip EHCI USB controller | |
172 | ||
90fbb282 AB |
173 | config USB_EHCI_GENERIC |
174 | bool "Support for generic EHCI USB controller" | |
175 | depends on OF_CONTROL | |
176 | depends on DM_USB | |
177 | default n | |
178 | ---help--- | |
179 | Enables support for generic EHCI controller. | |
180 | ||
93cb8247 MY |
181 | endif # USB_EHCI_HCD |
182 | ||
183 | config USB_OHCI_HCD | |
184 | bool "OHCI HCD (USB 1.1) support" | |
185 | ---help--- | |
186 | The Open Host Controller Interface (OHCI) is a standard for accessing | |
187 | USB 1.1 host controller hardware. It does more in hardware than Intel's | |
188 | UHCI specification. If your USB host controller follows the OHCI spec, | |
189 | say Y. On most non-x86 systems, and on x86 hardware that's not using a | |
190 | USB controller from Intel or VIA, this is appropriate. If your host | |
191 | controller doesn't use PCI, this is probably appropriate. For a PCI | |
192 | based system where you're not sure, the "lspci -v" entry will list the | |
193 | right "prog-if" for your USB controller(s): EHCI, OHCI, or UHCI. | |
194 | ||
195 | if USB_OHCI_HCD | |
196 | ||
197 | config USB_OHCI_GENERIC | |
198 | bool "Support for generic OHCI USB controller" | |
199 | depends on OF_CONTROL | |
200 | depends on DM_USB | |
2b58e1b7 | 201 | select USB_HOST |
93cb8247 MY |
202 | ---help--- |
203 | Enables support for generic OHCI controller. | |
204 | ||
205 | endif # USB_OHCI_HCD | |
96d8284b MY |
206 | |
207 | config USB_UHCI_HCD | |
208 | bool "UHCI HCD (most Intel and VIA) support" | |
2b58e1b7 | 209 | select USB_HOST |
96d8284b MY |
210 | ---help--- |
211 | The Universal Host Controller Interface is a standard by Intel for | |
212 | accessing the USB hardware in the PC (which is also called the USB | |
213 | host controller). If your USB host controller conforms to this | |
214 | standard, you may want to say Y, but see below. All recent boards | |
215 | with Intel PCI chipsets (like intel 430TX, 440FX, 440LX, 440BX, | |
216 | i810, i820) conform to this standard. Also all VIA PCI chipsets | |
217 | (like VIA VP2, VP3, MVP3, Apollo Pro, Apollo Pro II or Apollo Pro | |
218 | 133) and LEON/GRLIB SoCs with the GRUSBHC controller. | |
219 | If unsure, say Y. | |
220 | ||
221 | if USB_UHCI_HCD | |
222 | ||
223 | endif # USB_UHCI_HCD | |
4ac72f5c PT |
224 | |
225 | config USB_DWC2 | |
226 | bool "DesignWare USB2 Core support" | |
227 | select USB_HOST | |
228 | ---help--- | |
229 | The DesignWare USB 2.0 controller is compliant with the | |
230 | USB-Implementers Forum (USB-IF) USB 2.0 specifications. | |
231 | Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps) | |
232 | operation is compliant to the controller Supplement. If you want to | |
233 | enable this controller in host mode, say Y. |