]>
Commit | Line | Data |
---|---|---|
5fd54ace | 1 | // SPDX-License-Identifier: GPL-2.0 |
0f2a7930 SS |
2 | /* |
3 | * xHCI host controller driver | |
4 | * | |
5 | * Copyright (C) 2008 Intel Corp. | |
6 | * | |
7 | * Author: Sarah Sharp | |
8 | * Some code borrowed from the Linux EHCI driver. | |
0f2a7930 SS |
9 | */ |
10 | ||
ddba5cd0 MN |
11 | |
12 | #include <linux/slab.h> | |
0f2a7930 SS |
13 | #include <asm/unaligned.h> |
14 | ||
15 | #include "xhci.h" | |
4bdfe4c3 | 16 | #include "xhci-trace.h" |
0f2a7930 | 17 | |
9777e3ce AX |
18 | #define PORT_WAKE_BITS (PORT_WKOC_E | PORT_WKDISC_E | PORT_WKCONN_E) |
19 | #define PORT_RWC_BITS (PORT_CSC | PORT_PEC | PORT_WRC | PORT_OCC | \ | |
20 | PORT_RC | PORT_PLC | PORT_PE) | |
21 | ||
5693e0b7 MN |
22 | /* USB 3 BOS descriptor and a capability descriptors, combined. |
23 | * Fields will be adjusted and added later in xhci_create_usb3_bos_desc() | |
24 | */ | |
48e82361 SS |
25 | static u8 usb_bos_descriptor [] = { |
26 | USB_DT_BOS_SIZE, /* __u8 bLength, 5 bytes */ | |
27 | USB_DT_BOS, /* __u8 bDescriptorType */ | |
28 | 0x0F, 0x00, /* __le16 wTotalLength, 15 bytes */ | |
29 | 0x1, /* __u8 bNumDeviceCaps */ | |
5693e0b7 | 30 | /* First device capability, SuperSpeed */ |
48e82361 SS |
31 | USB_DT_USB_SS_CAP_SIZE, /* __u8 bLength, 10 bytes */ |
32 | USB_DT_DEVICE_CAPABILITY, /* Device Capability */ | |
33 | USB_SS_CAP_TYPE, /* bDevCapabilityType, SUPERSPEED_USB */ | |
34 | 0x00, /* bmAttributes, LTM off by default */ | |
35 | USB_5GBPS_OPERATION, 0x00, /* wSpeedsSupported, 5Gbps only */ | |
36 | 0x03, /* bFunctionalitySupport, | |
37 | USB 3.0 speed only */ | |
38 | 0x00, /* bU1DevExitLat, set later. */ | |
5693e0b7 MN |
39 | 0x00, 0x00, /* __le16 bU2DevExitLat, set later. */ |
40 | /* Second device capability, SuperSpeedPlus */ | |
5da665fc | 41 | 0x1c, /* bLength 28, will be adjusted later */ |
5693e0b7 MN |
42 | USB_DT_DEVICE_CAPABILITY, /* Device Capability */ |
43 | USB_SSP_CAP_TYPE, /* bDevCapabilityType SUPERSPEED_PLUS */ | |
44 | 0x00, /* bReserved 0 */ | |
5da665fc MN |
45 | 0x23, 0x00, 0x00, 0x00, /* bmAttributes, SSAC=3 SSIC=1 */ |
46 | 0x01, 0x00, /* wFunctionalitySupport */ | |
5693e0b7 | 47 | 0x00, 0x00, /* wReserved 0 */ |
5da665fc MN |
48 | /* Default Sublink Speed Attributes, overwrite if custom PSI exists */ |
49 | 0x34, 0x00, 0x05, 0x00, /* 5Gbps, symmetric, rx, ID = 4 */ | |
50 | 0xb4, 0x00, 0x05, 0x00, /* 5Gbps, symmetric, tx, ID = 4 */ | |
51 | 0x35, 0x40, 0x0a, 0x00, /* 10Gbps, SSP, symmetric, rx, ID = 5 */ | |
52 | 0xb5, 0x40, 0x0a, 0x00, /* 10Gbps, SSP, symmetric, tx, ID = 5 */ | |
48e82361 SS |
53 | }; |
54 | ||
5693e0b7 MN |
55 | static int xhci_create_usb3_bos_desc(struct xhci_hcd *xhci, char *buf, |
56 | u16 wLength) | |
57 | { | |
cf0ee7c6 | 58 | struct xhci_port_cap *port_cap = NULL; |
5693e0b7 MN |
59 | int i, ssa_count; |
60 | u32 temp; | |
61 | u16 desc_size, ssp_cap_size, ssa_size = 0; | |
62 | bool usb3_1 = false; | |
63 | ||
64 | desc_size = USB_DT_BOS_SIZE + USB_DT_USB_SS_CAP_SIZE; | |
65 | ssp_cap_size = sizeof(usb_bos_descriptor) - desc_size; | |
66 | ||
67 | /* does xhci support USB 3.1 Enhanced SuperSpeed */ | |
cf0ee7c6 MN |
68 | for (i = 0; i < xhci->num_port_caps; i++) { |
69 | if (xhci->port_caps[i].maj_rev == 0x03 && | |
70 | xhci->port_caps[i].min_rev >= 0x01) { | |
71 | usb3_1 = true; | |
72 | port_cap = &xhci->port_caps[i]; | |
73 | break; | |
74 | } | |
75 | } | |
76 | ||
77 | if (usb3_1) { | |
5da665fc | 78 | /* does xhci provide a PSI table for SSA speed attributes? */ |
cf0ee7c6 | 79 | if (port_cap->psi_count) { |
5da665fc | 80 | /* two SSA entries for each unique PSI ID, RX and TX */ |
cf0ee7c6 | 81 | ssa_count = port_cap->psi_uid_count * 2; |
5da665fc MN |
82 | ssa_size = ssa_count * sizeof(u32); |
83 | ssp_cap_size -= 16; /* skip copying the default SSA */ | |
84 | } | |
5693e0b7 | 85 | desc_size += ssp_cap_size; |
5693e0b7 MN |
86 | } |
87 | memcpy(buf, &usb_bos_descriptor, min(desc_size, wLength)); | |
88 | ||
89 | if (usb3_1) { | |
90 | /* modify bos descriptor bNumDeviceCaps and wTotalLength */ | |
91 | buf[4] += 1; | |
92 | put_unaligned_le16(desc_size + ssa_size, &buf[2]); | |
93 | } | |
94 | ||
95 | if (wLength < USB_DT_BOS_SIZE + USB_DT_USB_SS_CAP_SIZE) | |
96 | return wLength; | |
97 | ||
98 | /* Indicate whether the host has LTM support. */ | |
99 | temp = readl(&xhci->cap_regs->hcc_params); | |
100 | if (HCC_LTC(temp)) | |
101 | buf[8] |= USB_LTM_SUPPORT; | |
102 | ||
103 | /* Set the U1 and U2 exit latencies. */ | |
104 | if ((xhci->quirks & XHCI_LPM_SUPPORT)) { | |
105 | temp = readl(&xhci->cap_regs->hcs_params3); | |
106 | buf[12] = HCS_U1_LATENCY(temp); | |
107 | put_unaligned_le16(HCS_U2_LATENCY(temp), &buf[13]); | |
108 | } | |
109 | ||
5da665fc | 110 | /* If PSI table exists, add the custom speed attributes from it */ |
cf0ee7c6 | 111 | if (usb3_1 && port_cap->psi_count) { |
7bea22b1 | 112 | u32 ssp_cap_base, bm_attrib, psi, psi_mant, psi_exp; |
5693e0b7 MN |
113 | int offset; |
114 | ||
115 | ssp_cap_base = USB_DT_BOS_SIZE + USB_DT_USB_SS_CAP_SIZE; | |
116 | ||
117 | if (wLength < desc_size) | |
118 | return wLength; | |
119 | buf[ssp_cap_base] = ssp_cap_size + ssa_size; | |
120 | ||
121 | /* attribute count SSAC bits 4:0 and ID count SSIC bits 8:5 */ | |
122 | bm_attrib = (ssa_count - 1) & 0x1f; | |
cf0ee7c6 | 123 | bm_attrib |= (port_cap->psi_uid_count - 1) << 5; |
5693e0b7 MN |
124 | put_unaligned_le32(bm_attrib, &buf[ssp_cap_base + 4]); |
125 | ||
126 | if (wLength < desc_size + ssa_size) | |
127 | return wLength; | |
128 | /* | |
129 | * Create the Sublink Speed Attributes (SSA) array. | |
130 | * The xhci PSI field and USB 3.1 SSA fields are very similar, | |
131 | * but link type bits 7:6 differ for values 01b and 10b. | |
132 | * xhci has also only one PSI entry for a symmetric link when | |
133 | * USB 3.1 requires two SSA entries (RX and TX) for every link | |
134 | */ | |
135 | offset = desc_size; | |
cf0ee7c6 MN |
136 | for (i = 0; i < port_cap->psi_count; i++) { |
137 | psi = port_cap->psi[i]; | |
5693e0b7 | 138 | psi &= ~USB_SSP_SUBLINK_SPEED_RSVD; |
7bea22b1 MN |
139 | psi_exp = XHCI_EXT_PORT_PSIE(psi); |
140 | psi_mant = XHCI_EXT_PORT_PSIM(psi); | |
141 | ||
142 | /* Shift to Gbps and set SSP Link BIT(14) if 10Gpbs */ | |
143 | for (; psi_exp < 3; psi_exp++) | |
144 | psi_mant /= 1000; | |
145 | if (psi_mant >= 10) | |
146 | psi |= BIT(14); | |
147 | ||
5693e0b7 MN |
148 | if ((psi & PLT_MASK) == PLT_SYM) { |
149 | /* Symmetric, create SSA RX and TX from one PSI entry */ | |
150 | put_unaligned_le32(psi, &buf[offset]); | |
151 | psi |= 1 << 7; /* turn entry to TX */ | |
152 | offset += 4; | |
153 | if (offset >= desc_size + ssa_size) | |
154 | return desc_size + ssa_size; | |
155 | } else if ((psi & PLT_MASK) == PLT_ASYM_RX) { | |
156 | /* Asymetric RX, flip bits 7:6 for SSA */ | |
157 | psi ^= PLT_MASK; | |
158 | } | |
159 | put_unaligned_le32(psi, &buf[offset]); | |
160 | offset += 4; | |
161 | if (offset >= desc_size + ssa_size) | |
162 | return desc_size + ssa_size; | |
163 | } | |
164 | } | |
165 | /* ssa_size is 0 for other than usb 3.1 hosts */ | |
166 | return desc_size + ssa_size; | |
167 | } | |
48e82361 | 168 | |
4bbb0ace SS |
169 | static void xhci_common_hub_descriptor(struct xhci_hcd *xhci, |
170 | struct usb_hub_descriptor *desc, int ports) | |
0f2a7930 | 171 | { |
0f2a7930 SS |
172 | u16 temp; |
173 | ||
0f2a7930 SS |
174 | desc->bPwrOn2PwrGood = 10; /* xhci section 5.4.9 says 20ms max */ |
175 | desc->bHubContrCurrent = 0; | |
176 | ||
177 | desc->bNbrPorts = ports; | |
0f2a7930 | 178 | temp = 0; |
c8421147 | 179 | /* Bits 1:0 - support per-port power switching, or power always on */ |
0f2a7930 | 180 | if (HCC_PPC(xhci->hcc_params)) |
c8421147 | 181 | temp |= HUB_CHAR_INDV_PORT_LPSM; |
0f2a7930 | 182 | else |
c8421147 | 183 | temp |= HUB_CHAR_NO_LPSM; |
0f2a7930 SS |
184 | /* Bit 2 - root hubs are not part of a compound device */ |
185 | /* Bits 4:3 - individual port over current protection */ | |
c8421147 | 186 | temp |= HUB_CHAR_INDV_PORT_OCPM; |
0f2a7930 SS |
187 | /* Bits 6:5 - no TTs in root ports */ |
188 | /* Bit 7 - no port indicators */ | |
28ccd296 | 189 | desc->wHubCharacteristics = cpu_to_le16(temp); |
0f2a7930 SS |
190 | } |
191 | ||
4bbb0ace SS |
192 | /* Fill in the USB 2.0 roothub descriptor */ |
193 | static void xhci_usb2_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci, | |
194 | struct usb_hub_descriptor *desc) | |
195 | { | |
196 | int ports; | |
197 | u16 temp; | |
198 | __u8 port_removable[(USB_MAXCHILDREN + 1 + 7) / 8]; | |
199 | u32 portsc; | |
200 | unsigned int i; | |
e740b019 | 201 | struct xhci_hub *rhub; |
4bbb0ace | 202 | |
e740b019 MN |
203 | rhub = &xhci->usb2_rhub; |
204 | ports = rhub->num_ports; | |
4bbb0ace | 205 | xhci_common_hub_descriptor(xhci, desc, ports); |
c8421147 | 206 | desc->bDescriptorType = USB_DT_HUB; |
4bbb0ace | 207 | temp = 1 + (ports / 8); |
c8421147 | 208 | desc->bDescLength = USB_DT_HUB_NONVAR_SIZE + 2 * temp; |
4bbb0ace SS |
209 | |
210 | /* The Device Removable bits are reported on a byte granularity. | |
211 | * If the port doesn't exist within that byte, the bit is set to 0. | |
212 | */ | |
213 | memset(port_removable, 0, sizeof(port_removable)); | |
214 | for (i = 0; i < ports; i++) { | |
e740b019 | 215 | portsc = readl(rhub->ports[i]->addr); |
4bbb0ace SS |
216 | /* If a device is removable, PORTSC reports a 0, same as in the |
217 | * hub descriptor DeviceRemovable bits. | |
218 | */ | |
219 | if (portsc & PORT_DEV_REMOVE) | |
220 | /* This math is hairy because bit 0 of DeviceRemovable | |
221 | * is reserved, and bit 1 is for port 1, etc. | |
222 | */ | |
223 | port_removable[(i + 1) / 8] |= 1 << ((i + 1) % 8); | |
224 | } | |
225 | ||
226 | /* ch11.h defines a hub descriptor that has room for USB_MAXCHILDREN | |
227 | * ports on it. The USB 2.0 specification says that there are two | |
228 | * variable length fields at the end of the hub descriptor: | |
229 | * DeviceRemovable and PortPwrCtrlMask. But since we can have less than | |
230 | * USB_MAXCHILDREN ports, we may need to use the DeviceRemovable array | |
231 | * to set PortPwrCtrlMask bits. PortPwrCtrlMask must always be set to | |
232 | * 0xFF, so we initialize the both arrays (DeviceRemovable and | |
233 | * PortPwrCtrlMask) to 0xFF. Then we set the DeviceRemovable for each | |
234 | * set of ports that actually exist. | |
235 | */ | |
236 | memset(desc->u.hs.DeviceRemovable, 0xff, | |
237 | sizeof(desc->u.hs.DeviceRemovable)); | |
238 | memset(desc->u.hs.PortPwrCtrlMask, 0xff, | |
239 | sizeof(desc->u.hs.PortPwrCtrlMask)); | |
240 | ||
241 | for (i = 0; i < (ports + 1 + 7) / 8; i++) | |
242 | memset(&desc->u.hs.DeviceRemovable[i], port_removable[i], | |
243 | sizeof(__u8)); | |
244 | } | |
245 | ||
246 | /* Fill in the USB 3.0 roothub descriptor */ | |
247 | static void xhci_usb3_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci, | |
248 | struct usb_hub_descriptor *desc) | |
249 | { | |
250 | int ports; | |
251 | u16 port_removable; | |
252 | u32 portsc; | |
253 | unsigned int i; | |
e740b019 | 254 | struct xhci_hub *rhub; |
4bbb0ace | 255 | |
e740b019 MN |
256 | rhub = &xhci->usb3_rhub; |
257 | ports = rhub->num_ports; | |
4bbb0ace | 258 | xhci_common_hub_descriptor(xhci, desc, ports); |
c8421147 AD |
259 | desc->bDescriptorType = USB_DT_SS_HUB; |
260 | desc->bDescLength = USB_DT_SS_HUB_SIZE; | |
4bbb0ace SS |
261 | |
262 | /* header decode latency should be zero for roothubs, | |
263 | * see section 4.23.5.2. | |
264 | */ | |
265 | desc->u.ss.bHubHdrDecLat = 0; | |
266 | desc->u.ss.wHubDelay = 0; | |
267 | ||
268 | port_removable = 0; | |
269 | /* bit 0 is reserved, bit 1 is for port 1, etc. */ | |
270 | for (i = 0; i < ports; i++) { | |
e740b019 | 271 | portsc = readl(rhub->ports[i]->addr); |
4bbb0ace SS |
272 | if (portsc & PORT_DEV_REMOVE) |
273 | port_removable |= 1 << (i + 1); | |
274 | } | |
27c411c9 LT |
275 | |
276 | desc->u.ss.DeviceRemovable = cpu_to_le16(port_removable); | |
4bbb0ace SS |
277 | } |
278 | ||
279 | static void xhci_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci, | |
280 | struct usb_hub_descriptor *desc) | |
281 | { | |
282 | ||
b50107bb | 283 | if (hcd->speed >= HCD_USB3) |
4bbb0ace SS |
284 | xhci_usb3_hub_descriptor(hcd, xhci, desc); |
285 | else | |
286 | xhci_usb2_hub_descriptor(hcd, xhci, desc); | |
287 | ||
288 | } | |
289 | ||
0f2a7930 SS |
290 | static unsigned int xhci_port_speed(unsigned int port_status) |
291 | { | |
292 | if (DEV_LOWSPEED(port_status)) | |
288ead45 | 293 | return USB_PORT_STAT_LOW_SPEED; |
0f2a7930 | 294 | if (DEV_HIGHSPEED(port_status)) |
288ead45 | 295 | return USB_PORT_STAT_HIGH_SPEED; |
0f2a7930 SS |
296 | /* |
297 | * FIXME: Yes, we should check for full speed, but the core uses that as | |
298 | * a default in portspeed() in usb/core/hub.c (which is the only place | |
288ead45 | 299 | * USB_PORT_STAT_*_SPEED is used). |
0f2a7930 SS |
300 | */ |
301 | return 0; | |
302 | } | |
303 | ||
304 | /* | |
305 | * These bits are Read Only (RO) and should be saved and written to the | |
306 | * registers: 0, 3, 10:13, 30 | |
307 | * connect status, over-current status, port speed, and device removable. | |
308 | * connect status and port speed are also sticky - meaning they're in | |
309 | * the AUX well and they aren't changed by a hot, warm, or cold reset. | |
310 | */ | |
311 | #define XHCI_PORT_RO ((1<<0) | (1<<3) | (0xf<<10) | (1<<30)) | |
312 | /* | |
313 | * These bits are RW; writing a 0 clears the bit, writing a 1 sets the bit: | |
314 | * bits 5:8, 9, 14:15, 25:27 | |
315 | * link state, port power, port indicator state, "wake on" enable state | |
316 | */ | |
317 | #define XHCI_PORT_RWS ((0xf<<5) | (1<<9) | (0x3<<14) | (0x7<<25)) | |
318 | /* | |
319 | * These bits are RW; writing a 1 sets the bit, writing a 0 has no effect: | |
320 | * bit 4 (port reset) | |
321 | */ | |
322 | #define XHCI_PORT_RW1S ((1<<4)) | |
323 | /* | |
324 | * These bits are RW; writing a 1 clears the bit, writing a 0 has no effect: | |
325 | * bits 1, 17, 18, 19, 20, 21, 22, 23 | |
326 | * port enable/disable, and | |
327 | * change bits: connect, PED, warm port reset changed (reserved zero for USB 2.0 ports), | |
328 | * over-current, reset, link state, and L1 change | |
329 | */ | |
330 | #define XHCI_PORT_RW1CS ((1<<1) | (0x7f<<17)) | |
331 | /* | |
332 | * Bit 16 is RW, and writing a '1' to it causes the link state control to be | |
333 | * latched in | |
334 | */ | |
335 | #define XHCI_PORT_RW ((1<<16)) | |
336 | /* | |
337 | * These bits are Reserved Zero (RsvdZ) and zero should be written to them: | |
338 | * bits 2, 24, 28:31 | |
339 | */ | |
340 | #define XHCI_PORT_RZ ((1<<2) | (1<<24) | (0xf<<28)) | |
341 | ||
342 | /* | |
343 | * Given a port state, this function returns a value that would result in the | |
344 | * port being in the same state, if the value was written to the port status | |
345 | * control register. | |
346 | * Save Read Only (RO) bits and save read/write bits where | |
347 | * writing a 0 clears the bit and writing a 1 sets the bit (RWS). | |
348 | * For all other types (RW1S, RW1CS, RW, and RZ), writing a '0' has no effect. | |
349 | */ | |
56192531 | 350 | u32 xhci_port_state_to_neutral(u32 state) |
0f2a7930 SS |
351 | { |
352 | /* Save read-only status and port state */ | |
353 | return (state & XHCI_PORT_RO) | (state & XHCI_PORT_RWS); | |
354 | } | |
355 | ||
be88fe4f AX |
356 | /* |
357 | * find slot id based on port number. | |
f6ff0ac8 | 358 | * @port: The one-based port number from one of the two split roothubs. |
be88fe4f | 359 | */ |
5233630f SS |
360 | int xhci_find_slot_id_by_port(struct usb_hcd *hcd, struct xhci_hcd *xhci, |
361 | u16 port) | |
be88fe4f AX |
362 | { |
363 | int slot_id; | |
364 | int i; | |
f6ff0ac8 | 365 | enum usb_device_speed speed; |
be88fe4f AX |
366 | |
367 | slot_id = 0; | |
368 | for (i = 0; i < MAX_HC_SLOTS; i++) { | |
2278446e | 369 | if (!xhci->devs[i] || !xhci->devs[i]->udev) |
be88fe4f | 370 | continue; |
f6ff0ac8 | 371 | speed = xhci->devs[i]->udev->speed; |
b50107bb | 372 | if (((speed >= USB_SPEED_SUPER) == (hcd->speed >= HCD_USB3)) |
fe30182c | 373 | && xhci->devs[i]->fake_port == port) { |
be88fe4f AX |
374 | slot_id = i; |
375 | break; | |
376 | } | |
377 | } | |
378 | ||
379 | return slot_id; | |
380 | } | |
381 | ||
382 | /* | |
383 | * Stop device | |
384 | * It issues stop endpoint command for EP 0 to 30. And wait the last command | |
385 | * to complete. | |
386 | * suspend will set to 1, if suspend bit need to set in command. | |
387 | */ | |
388 | static int xhci_stop_device(struct xhci_hcd *xhci, int slot_id, int suspend) | |
389 | { | |
390 | struct xhci_virt_device *virt_dev; | |
391 | struct xhci_command *cmd; | |
392 | unsigned long flags; | |
be88fe4f AX |
393 | int ret; |
394 | int i; | |
395 | ||
396 | ret = 0; | |
397 | virt_dev = xhci->devs[slot_id]; | |
88716a93 JL |
398 | if (!virt_dev) |
399 | return -ENODEV; | |
400 | ||
a711edee FB |
401 | trace_xhci_stop_device(virt_dev); |
402 | ||
103afda0 | 403 | cmd = xhci_alloc_command(xhci, true, GFP_NOIO); |
74e0b564 | 404 | if (!cmd) |
be88fe4f | 405 | return -ENOMEM; |
be88fe4f AX |
406 | |
407 | spin_lock_irqsave(&xhci->lock, flags); | |
408 | for (i = LAST_EP_INDEX; i > 0; i--) { | |
ddba5cd0 | 409 | if (virt_dev->eps[i].ring && virt_dev->eps[i].ring->dequeue) { |
28a2369f | 410 | struct xhci_ep_ctx *ep_ctx; |
ddba5cd0 | 411 | struct xhci_command *command; |
28a2369f SS |
412 | |
413 | ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->out_ctx, i); | |
414 | ||
415 | /* Check ep is running, required by AMD SNPS 3.1 xHC */ | |
416 | if (GET_EP_CTX_STATE(ep_ctx) != EP_STATE_RUNNING) | |
417 | continue; | |
418 | ||
103afda0 | 419 | command = xhci_alloc_command(xhci, false, GFP_NOWAIT); |
ddba5cd0 MN |
420 | if (!command) { |
421 | spin_unlock_irqrestore(&xhci->lock, flags); | |
b3207c65 MR |
422 | ret = -ENOMEM; |
423 | goto cmd_cleanup; | |
424 | } | |
425 | ||
426 | ret = xhci_queue_stop_endpoint(xhci, command, slot_id, | |
427 | i, suspend); | |
428 | if (ret) { | |
429 | spin_unlock_irqrestore(&xhci->lock, flags); | |
430 | xhci_free_command(xhci, command); | |
431 | goto cmd_cleanup; | |
ddba5cd0 | 432 | } |
ddba5cd0 | 433 | } |
be88fe4f | 434 | } |
b3207c65 MR |
435 | ret = xhci_queue_stop_endpoint(xhci, cmd, slot_id, 0, suspend); |
436 | if (ret) { | |
437 | spin_unlock_irqrestore(&xhci->lock, flags); | |
438 | goto cmd_cleanup; | |
439 | } | |
440 | ||
be88fe4f AX |
441 | xhci_ring_cmd_db(xhci); |
442 | spin_unlock_irqrestore(&xhci->lock, flags); | |
443 | ||
444 | /* Wait for last stop endpoint command to finish */ | |
c311e391 MN |
445 | wait_for_completion(cmd->completion); |
446 | ||
0b7c105a | 447 | if (cmd->status == COMP_COMMAND_ABORTED || |
604d02a2 | 448 | cmd->status == COMP_COMMAND_RING_STOPPED) { |
c311e391 | 449 | xhci_warn(xhci, "Timeout while waiting for stop endpoint command\n"); |
be88fe4f | 450 | ret = -ETIME; |
be88fe4f | 451 | } |
b3207c65 MR |
452 | |
453 | cmd_cleanup: | |
be88fe4f AX |
454 | xhci_free_command(xhci, cmd); |
455 | return ret; | |
456 | } | |
457 | ||
458 | /* | |
459 | * Ring device, it rings the all doorbells unconditionally. | |
460 | */ | |
56192531 | 461 | void xhci_ring_device(struct xhci_hcd *xhci, int slot_id) |
be88fe4f | 462 | { |
b7f9696b HG |
463 | int i, s; |
464 | struct xhci_virt_ep *ep; | |
465 | ||
466 | for (i = 0; i < LAST_EP_INDEX + 1; i++) { | |
467 | ep = &xhci->devs[slot_id]->eps[i]; | |
be88fe4f | 468 | |
b7f9696b HG |
469 | if (ep->ep_state & EP_HAS_STREAMS) { |
470 | for (s = 1; s < ep->stream_info->num_streams; s++) | |
471 | xhci_ring_ep_doorbell(xhci, slot_id, i, s); | |
472 | } else if (ep->ring && ep->ring->dequeue) { | |
be88fe4f | 473 | xhci_ring_ep_doorbell(xhci, slot_id, i, 0); |
b7f9696b HG |
474 | } |
475 | } | |
be88fe4f AX |
476 | |
477 | return; | |
478 | } | |
479 | ||
f6ff0ac8 | 480 | static void xhci_disable_port(struct usb_hcd *hcd, struct xhci_hcd *xhci, |
28ccd296 | 481 | u16 wIndex, __le32 __iomem *addr, u32 port_status) |
6219c047 | 482 | { |
6dd0a3a7 | 483 | /* Don't allow the USB core to disable SuperSpeed ports. */ |
b50107bb | 484 | if (hcd->speed >= HCD_USB3) { |
6dd0a3a7 SS |
485 | xhci_dbg(xhci, "Ignoring request to disable " |
486 | "SuperSpeed port.\n"); | |
487 | return; | |
488 | } | |
489 | ||
41135de1 FB |
490 | if (xhci->quirks & XHCI_BROKEN_PORT_PED) { |
491 | xhci_dbg(xhci, | |
492 | "Broken Port Enabled/Disabled, ignoring port disable request.\n"); | |
493 | return; | |
494 | } | |
495 | ||
6219c047 | 496 | /* Write 1 to disable the port */ |
204b7793 | 497 | writel(port_status | PORT_PE, addr); |
b0ba9720 | 498 | port_status = readl(addr); |
d70d5a84 MN |
499 | xhci_dbg(xhci, "disable port %d-%d, portsc: 0x%x\n", |
500 | hcd->self.busnum, wIndex + 1, port_status); | |
6219c047 SS |
501 | } |
502 | ||
34fb562a | 503 | static void xhci_clear_port_change_bit(struct xhci_hcd *xhci, u16 wValue, |
28ccd296 | 504 | u16 wIndex, __le32 __iomem *addr, u32 port_status) |
34fb562a SS |
505 | { |
506 | char *port_change_bit; | |
507 | u32 status; | |
508 | ||
509 | switch (wValue) { | |
510 | case USB_PORT_FEAT_C_RESET: | |
511 | status = PORT_RC; | |
512 | port_change_bit = "reset"; | |
513 | break; | |
a11496eb AX |
514 | case USB_PORT_FEAT_C_BH_PORT_RESET: |
515 | status = PORT_WRC; | |
516 | port_change_bit = "warm(BH) reset"; | |
517 | break; | |
34fb562a SS |
518 | case USB_PORT_FEAT_C_CONNECTION: |
519 | status = PORT_CSC; | |
520 | port_change_bit = "connect"; | |
521 | break; | |
522 | case USB_PORT_FEAT_C_OVER_CURRENT: | |
523 | status = PORT_OCC; | |
524 | port_change_bit = "over-current"; | |
525 | break; | |
6219c047 SS |
526 | case USB_PORT_FEAT_C_ENABLE: |
527 | status = PORT_PEC; | |
528 | port_change_bit = "enable/disable"; | |
529 | break; | |
be88fe4f AX |
530 | case USB_PORT_FEAT_C_SUSPEND: |
531 | status = PORT_PLC; | |
532 | port_change_bit = "suspend/resume"; | |
533 | break; | |
85387c0e AX |
534 | case USB_PORT_FEAT_C_PORT_LINK_STATE: |
535 | status = PORT_PLC; | |
536 | port_change_bit = "link state"; | |
537 | break; | |
9425183d LB |
538 | case USB_PORT_FEAT_C_PORT_CONFIG_ERROR: |
539 | status = PORT_CEC; | |
540 | port_change_bit = "config error"; | |
541 | break; | |
34fb562a SS |
542 | default: |
543 | /* Should never happen */ | |
544 | return; | |
545 | } | |
546 | /* Change bits are all write 1 to clear */ | |
204b7793 | 547 | writel(port_status | status, addr); |
b0ba9720 | 548 | port_status = readl(addr); |
d70d5a84 MN |
549 | |
550 | xhci_dbg(xhci, "clear port%d %s change, portsc: 0x%x\n", | |
551 | wIndex + 1, port_change_bit, port_status); | |
34fb562a SS |
552 | } |
553 | ||
ffd4b4fc MN |
554 | struct xhci_hub *xhci_get_rhub(struct usb_hcd *hcd) |
555 | { | |
556 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
557 | ||
558 | if (hcd->speed >= HCD_USB3) | |
559 | return &xhci->usb3_rhub; | |
560 | return &xhci->usb2_rhub; | |
561 | } | |
562 | ||
a6ff6cbf GZ |
563 | /* |
564 | * xhci_set_port_power() must be called with xhci->lock held. | |
565 | * It will release and re-aquire the lock while calling ACPI | |
566 | * method. | |
567 | */ | |
568 | static void xhci_set_port_power(struct xhci_hcd *xhci, struct usb_hcd *hcd, | |
ec1dafe8 | 569 | u16 index, bool on, unsigned long *flags) |
dce174e0 | 570 | __must_hold(&xhci->lock) |
a6ff6cbf | 571 | { |
e740b019 MN |
572 | struct xhci_hub *rhub; |
573 | struct xhci_port *port; | |
a6ff6cbf | 574 | u32 temp; |
a6ff6cbf | 575 | |
e740b019 MN |
576 | rhub = xhci_get_rhub(hcd); |
577 | port = rhub->ports[index]; | |
578 | temp = readl(port->addr); | |
d70d5a84 MN |
579 | |
580 | xhci_dbg(xhci, "set port power %d-%d %s, portsc: 0x%x\n", | |
581 | hcd->self.busnum, index + 1, on ? "ON" : "OFF", temp); | |
582 | ||
a6ff6cbf | 583 | temp = xhci_port_state_to_neutral(temp); |
d70d5a84 | 584 | |
a6ff6cbf GZ |
585 | if (on) { |
586 | /* Power on */ | |
e740b019 | 587 | writel(temp | PORT_POWER, port->addr); |
d70d5a84 | 588 | readl(port->addr); |
a6ff6cbf GZ |
589 | } else { |
590 | /* Power off */ | |
e740b019 | 591 | writel(temp & ~PORT_POWER, port->addr); |
a6ff6cbf GZ |
592 | } |
593 | ||
ec1dafe8 | 594 | spin_unlock_irqrestore(&xhci->lock, *flags); |
a6ff6cbf GZ |
595 | temp = usb_acpi_power_manageable(hcd->self.root_hub, |
596 | index); | |
597 | if (temp) | |
598 | usb_acpi_set_power_state(hcd->self.root_hub, | |
599 | index, on); | |
ec1dafe8 | 600 | spin_lock_irqsave(&xhci->lock, *flags); |
a6ff6cbf GZ |
601 | } |
602 | ||
0f1d832e GZ |
603 | static void xhci_port_set_test_mode(struct xhci_hcd *xhci, |
604 | u16 test_mode, u16 wIndex) | |
605 | { | |
606 | u32 temp; | |
e740b019 | 607 | struct xhci_port *port; |
0f1d832e | 608 | |
e740b019 MN |
609 | /* xhci only supports test mode for usb2 ports */ |
610 | port = xhci->usb2_rhub.ports[wIndex]; | |
611 | temp = readl(port->addr + PORTPMSC); | |
0f1d832e | 612 | temp |= test_mode << PORT_TEST_MODE_SHIFT; |
e740b019 | 613 | writel(temp, port->addr + PORTPMSC); |
0f1d832e GZ |
614 | xhci->test_mode = test_mode; |
615 | if (test_mode == TEST_FORCE_EN) | |
616 | xhci_start(xhci); | |
617 | } | |
618 | ||
619 | static int xhci_enter_test_mode(struct xhci_hcd *xhci, | |
ec1dafe8 | 620 | u16 test_mode, u16 wIndex, unsigned long *flags) |
055b185a | 621 | __must_hold(&xhci->lock) |
0f1d832e GZ |
622 | { |
623 | int i, retval; | |
624 | ||
625 | /* Disable all Device Slots */ | |
626 | xhci_dbg(xhci, "Disable all slots\n"); | |
576d5546 | 627 | spin_unlock_irqrestore(&xhci->lock, *flags); |
0f1d832e | 628 | for (i = 1; i <= HCS_MAX_SLOTS(xhci->hcs_params1); i++) { |
b64149ca LB |
629 | if (!xhci->devs[i]) |
630 | continue; | |
631 | ||
cd3f1790 | 632 | retval = xhci_disable_slot(xhci, i); |
0f1d832e GZ |
633 | if (retval) |
634 | xhci_err(xhci, "Failed to disable slot %d, %d. Enter test mode anyway\n", | |
635 | i, retval); | |
636 | } | |
576d5546 | 637 | spin_lock_irqsave(&xhci->lock, *flags); |
0f1d832e GZ |
638 | /* Put all ports to the Disable state by clear PP */ |
639 | xhci_dbg(xhci, "Disable all port (PP = 0)\n"); | |
640 | /* Power off USB3 ports*/ | |
e740b019 | 641 | for (i = 0; i < xhci->usb3_rhub.num_ports; i++) |
ec1dafe8 | 642 | xhci_set_port_power(xhci, xhci->shared_hcd, i, false, flags); |
0f1d832e | 643 | /* Power off USB2 ports*/ |
e740b019 | 644 | for (i = 0; i < xhci->usb2_rhub.num_ports; i++) |
ec1dafe8 | 645 | xhci_set_port_power(xhci, xhci->main_hcd, i, false, flags); |
0f1d832e GZ |
646 | /* Stop the controller */ |
647 | xhci_dbg(xhci, "Stop controller\n"); | |
648 | retval = xhci_halt(xhci); | |
649 | if (retval) | |
650 | return retval; | |
651 | /* Disable runtime PM for test mode */ | |
652 | pm_runtime_forbid(xhci_to_hcd(xhci)->self.controller); | |
653 | /* Set PORTPMSC.PTC field to enter selected test mode */ | |
654 | /* Port is selected by wIndex. port_id = wIndex + 1 */ | |
655 | xhci_dbg(xhci, "Enter Test Mode: %d, Port_id=%d\n", | |
656 | test_mode, wIndex + 1); | |
657 | xhci_port_set_test_mode(xhci, test_mode, wIndex); | |
658 | return retval; | |
659 | } | |
660 | ||
661 | static int xhci_exit_test_mode(struct xhci_hcd *xhci) | |
662 | { | |
663 | int retval; | |
664 | ||
665 | if (!xhci->test_mode) { | |
666 | xhci_err(xhci, "Not in test mode, do nothing.\n"); | |
667 | return 0; | |
668 | } | |
669 | if (xhci->test_mode == TEST_FORCE_EN && | |
670 | !(xhci->xhc_state & XHCI_STATE_HALTED)) { | |
671 | retval = xhci_halt(xhci); | |
672 | if (retval) | |
673 | return retval; | |
674 | } | |
675 | pm_runtime_allow(xhci_to_hcd(xhci)->self.controller); | |
676 | xhci->test_mode = 0; | |
677 | return xhci_reset(xhci); | |
678 | } | |
679 | ||
6b7f40f7 MN |
680 | void xhci_set_link_state(struct xhci_hcd *xhci, struct xhci_port *port, |
681 | u32 link_state) | |
c9682dff AX |
682 | { |
683 | u32 temp; | |
d70d5a84 | 684 | u32 portsc; |
c9682dff | 685 | |
d70d5a84 MN |
686 | portsc = readl(port->addr); |
687 | temp = xhci_port_state_to_neutral(portsc); | |
c9682dff AX |
688 | temp &= ~PORT_PLS_MASK; |
689 | temp |= PORT_LINK_STROBE | link_state; | |
6b7f40f7 | 690 | writel(temp, port->addr); |
d70d5a84 MN |
691 | |
692 | xhci_dbg(xhci, "Set port %d-%d link state, portsc: 0x%x, write 0x%x", | |
693 | port->rhub->hcd->self.busnum, port->hcd_portnum + 1, | |
694 | portsc, temp); | |
c9682dff AX |
695 | } |
696 | ||
ed384bd3 | 697 | static void xhci_set_remote_wake_mask(struct xhci_hcd *xhci, |
fdcf74ff | 698 | struct xhci_port *port, u16 wake_mask) |
4296c70a SS |
699 | { |
700 | u32 temp; | |
701 | ||
fdcf74ff | 702 | temp = readl(port->addr); |
4296c70a SS |
703 | temp = xhci_port_state_to_neutral(temp); |
704 | ||
705 | if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_CONNECT) | |
706 | temp |= PORT_WKCONN_E; | |
707 | else | |
708 | temp &= ~PORT_WKCONN_E; | |
709 | ||
710 | if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_DISCONNECT) | |
711 | temp |= PORT_WKDISC_E; | |
712 | else | |
713 | temp &= ~PORT_WKDISC_E; | |
714 | ||
715 | if (wake_mask & USB_PORT_FEAT_REMOTE_WAKE_OVER_CURRENT) | |
716 | temp |= PORT_WKOC_E; | |
717 | else | |
718 | temp &= ~PORT_WKOC_E; | |
719 | ||
fdcf74ff | 720 | writel(temp, port->addr); |
4296c70a SS |
721 | } |
722 | ||
d2f52c9e | 723 | /* Test and clear port RWC bit */ |
eaefcf24 MN |
724 | void xhci_test_and_clear_bit(struct xhci_hcd *xhci, struct xhci_port *port, |
725 | u32 port_bit) | |
d2f52c9e AX |
726 | { |
727 | u32 temp; | |
728 | ||
eaefcf24 | 729 | temp = readl(port->addr); |
d2f52c9e AX |
730 | if (temp & port_bit) { |
731 | temp = xhci_port_state_to_neutral(temp); | |
732 | temp |= port_bit; | |
eaefcf24 | 733 | writel(temp, port->addr); |
d2f52c9e AX |
734 | } |
735 | } | |
736 | ||
8bea2bd3 | 737 | /* Updates Link Status for super Speed port */ |
96908589 FB |
738 | static void xhci_hub_report_usb3_link_state(struct xhci_hcd *xhci, |
739 | u32 *status, u32 status_reg) | |
8bea2bd3 SL |
740 | { |
741 | u32 pls = status_reg & PORT_PLS_MASK; | |
742 | ||
743 | /* resume state is a xHCI internal state. | |
243292a2 ZJC |
744 | * Do not report it to usb core, instead, pretend to be U3, |
745 | * thus usb core knows it's not ready for transfer | |
8bea2bd3 | 746 | */ |
243292a2 ZJC |
747 | if (pls == XDEV_RESUME) { |
748 | *status |= USB_SS_PORT_LS_U3; | |
8bea2bd3 | 749 | return; |
243292a2 | 750 | } |
8bea2bd3 SL |
751 | |
752 | /* When the CAS bit is set then warm reset | |
753 | * should be performed on port | |
754 | */ | |
755 | if (status_reg & PORT_CAS) { | |
756 | /* The CAS bit can be set while the port is | |
757 | * in any link state. | |
758 | * Only roothubs have CAS bit, so we | |
759 | * pretend to be in compliance mode | |
760 | * unless we're already in compliance | |
761 | * or the inactive state. | |
762 | */ | |
763 | if (pls != USB_SS_PORT_LS_COMP_MOD && | |
764 | pls != USB_SS_PORT_LS_SS_INACTIVE) { | |
765 | pls = USB_SS_PORT_LS_COMP_MOD; | |
766 | } | |
767 | /* Return also connection bit - | |
768 | * hub state machine resets port | |
769 | * when this bit is set. | |
770 | */ | |
771 | pls |= USB_PORT_STAT_CONNECTION; | |
71c731a2 AC |
772 | } else { |
773 | /* | |
774 | * If CAS bit isn't set but the Port is already at | |
775 | * Compliance Mode, fake a connection so the USB core | |
776 | * notices the Compliance state and resets the port. | |
777 | * This resolves an issue generated by the SN65LVPE502CP | |
778 | * in which sometimes the port enters compliance mode | |
779 | * caused by a delay on the host-device negotiation. | |
780 | */ | |
96908589 FB |
781 | if ((xhci->quirks & XHCI_COMP_MODE_QUIRK) && |
782 | (pls == USB_SS_PORT_LS_COMP_MOD)) | |
71c731a2 | 783 | pls |= USB_PORT_STAT_CONNECTION; |
8bea2bd3 | 784 | } |
71c731a2 | 785 | |
8bea2bd3 SL |
786 | /* update status field */ |
787 | *status |= pls; | |
788 | } | |
789 | ||
71c731a2 AC |
790 | /* |
791 | * Function for Compliance Mode Quirk. | |
792 | * | |
793 | * This Function verifies if all xhc USB3 ports have entered U0, if so, | |
794 | * the compliance mode timer is deleted. A port won't enter | |
795 | * compliance mode if it has previously entered U0. | |
796 | */ | |
5f20cf12 SK |
797 | static void xhci_del_comp_mod_timer(struct xhci_hcd *xhci, u32 status, |
798 | u16 wIndex) | |
71c731a2 | 799 | { |
e740b019 | 800 | u32 all_ports_seen_u0 = ((1 << xhci->usb3_rhub.num_ports) - 1); |
71c731a2 AC |
801 | bool port_in_u0 = ((status & PORT_PLS_MASK) == XDEV_U0); |
802 | ||
803 | if (!(xhci->quirks & XHCI_COMP_MODE_QUIRK)) | |
804 | return; | |
805 | ||
806 | if ((xhci->port_status_u0 != all_ports_seen_u0) && port_in_u0) { | |
807 | xhci->port_status_u0 |= 1 << wIndex; | |
808 | if (xhci->port_status_u0 == all_ports_seen_u0) { | |
809 | del_timer_sync(&xhci->comp_mode_recovery_timer); | |
4bdfe4c3 XR |
810 | xhci_dbg_trace(xhci, trace_xhci_dbg_quirks, |
811 | "All USB3 ports have entered U0 already!"); | |
812 | xhci_dbg_trace(xhci, trace_xhci_dbg_quirks, | |
813 | "Compliance Mode Recovery Timer Deleted."); | |
71c731a2 AC |
814 | } |
815 | } | |
816 | } | |
817 | ||
e67ebf1b MN |
818 | static int xhci_handle_usb2_port_link_resume(struct xhci_port *port, |
819 | u32 *status, u32 portsc, | |
bd82873f | 820 | unsigned long *flags) |
e67ebf1b MN |
821 | { |
822 | struct xhci_bus_state *bus_state; | |
823 | struct xhci_hcd *xhci; | |
824 | struct usb_hcd *hcd; | |
825 | int slot_id; | |
826 | u32 wIndex; | |
827 | ||
828 | hcd = port->rhub->hcd; | |
829 | bus_state = &port->rhub->bus_state; | |
830 | xhci = hcd_to_xhci(hcd); | |
831 | wIndex = port->hcd_portnum; | |
832 | ||
833 | if ((portsc & PORT_RESET) || !(portsc & PORT_PE)) { | |
834 | *status = 0xffffffff; | |
835 | return -EINVAL; | |
836 | } | |
837 | /* did port event handler already start resume timing? */ | |
838 | if (!bus_state->resume_done[wIndex]) { | |
839 | /* If not, maybe we are in a host initated resume? */ | |
840 | if (test_bit(wIndex, &bus_state->resuming_ports)) { | |
841 | /* Host initated resume doesn't time the resume | |
842 | * signalling using resume_done[]. | |
843 | * It manually sets RESUME state, sleeps 20ms | |
844 | * and sets U0 state. This should probably be | |
845 | * changed, but not right now. | |
846 | */ | |
847 | } else { | |
848 | /* port resume was discovered now and here, | |
849 | * start resume timing | |
850 | */ | |
851 | unsigned long timeout = jiffies + | |
852 | msecs_to_jiffies(USB_RESUME_TIMEOUT); | |
853 | ||
854 | set_bit(wIndex, &bus_state->resuming_ports); | |
855 | bus_state->resume_done[wIndex] = timeout; | |
856 | mod_timer(&hcd->rh_timer, timeout); | |
857 | usb_hcd_start_port_resume(&hcd->self, wIndex); | |
858 | } | |
859 | /* Has resume been signalled for USB_RESUME_TIME yet? */ | |
860 | } else if (time_after_eq(jiffies, bus_state->resume_done[wIndex])) { | |
861 | int time_left; | |
862 | ||
d70d5a84 MN |
863 | xhci_dbg(xhci, "resume USB2 port %d-%d\n", |
864 | hcd->self.busnum, wIndex + 1); | |
865 | ||
e67ebf1b MN |
866 | bus_state->resume_done[wIndex] = 0; |
867 | clear_bit(wIndex, &bus_state->resuming_ports); | |
868 | ||
869 | set_bit(wIndex, &bus_state->rexit_ports); | |
870 | ||
871 | xhci_test_and_clear_bit(xhci, port, PORT_PLC); | |
872 | xhci_set_link_state(xhci, port, XDEV_U0); | |
873 | ||
bd82873f | 874 | spin_unlock_irqrestore(&xhci->lock, *flags); |
e67ebf1b MN |
875 | time_left = wait_for_completion_timeout( |
876 | &bus_state->rexit_done[wIndex], | |
877 | msecs_to_jiffies(XHCI_MAX_REXIT_TIMEOUT_MS)); | |
bd82873f | 878 | spin_lock_irqsave(&xhci->lock, *flags); |
e67ebf1b MN |
879 | |
880 | if (time_left) { | |
881 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, | |
882 | wIndex + 1); | |
883 | if (!slot_id) { | |
884 | xhci_dbg(xhci, "slot_id is zero\n"); | |
885 | *status = 0xffffffff; | |
886 | return -ENODEV; | |
887 | } | |
888 | xhci_ring_device(xhci, slot_id); | |
889 | } else { | |
890 | int port_status = readl(port->addr); | |
891 | ||
d70d5a84 MN |
892 | xhci_warn(xhci, "Port resume timed out, port %d-%d: 0x%x\n", |
893 | hcd->self.busnum, wIndex + 1, port_status); | |
e67ebf1b MN |
894 | *status |= USB_PORT_STAT_SUSPEND; |
895 | clear_bit(wIndex, &bus_state->rexit_ports); | |
896 | } | |
897 | ||
898 | usb_hcd_end_port_resume(&hcd->self, wIndex); | |
899 | bus_state->port_c_suspend |= 1 << wIndex; | |
900 | bus_state->suspended_ports &= ~(1 << wIndex); | |
901 | } else { | |
902 | /* | |
903 | * The resume has been signaling for less than | |
904 | * USB_RESUME_TIME. Report the port status as SUSPEND, | |
905 | * let the usbcore check port status again and clear | |
906 | * resume signaling later. | |
907 | */ | |
908 | *status |= USB_PORT_STAT_SUSPEND; | |
909 | } | |
910 | return 0; | |
911 | } | |
912 | ||
395f5409 MN |
913 | static u32 xhci_get_ext_port_status(u32 raw_port_status, u32 port_li) |
914 | { | |
915 | u32 ext_stat = 0; | |
916 | int speed_id; | |
917 | ||
918 | /* only support rx and tx lane counts of 1 in usb3.1 spec */ | |
919 | speed_id = DEV_PORT_SPEED(raw_port_status); | |
920 | ext_stat |= speed_id; /* bits 3:0, RX speed id */ | |
921 | ext_stat |= speed_id << 4; /* bits 7:4, TX speed id */ | |
922 | ||
923 | ext_stat |= PORT_RX_LANES(port_li) << 8; /* bits 11:8 Rx lane count */ | |
924 | ext_stat |= PORT_TX_LANES(port_li) << 12; /* bits 15:12 Tx lane count */ | |
925 | ||
926 | return ext_stat; | |
927 | } | |
928 | ||
5f78a54f MN |
929 | static void xhci_get_usb3_port_status(struct xhci_port *port, u32 *status, |
930 | u32 portsc) | |
931 | { | |
a231ec41 | 932 | struct xhci_bus_state *bus_state; |
5f78a54f | 933 | struct xhci_hcd *xhci; |
057d476f | 934 | struct usb_hcd *hcd; |
5f78a54f MN |
935 | u32 link_state; |
936 | u32 portnum; | |
937 | ||
a231ec41 | 938 | bus_state = &port->rhub->bus_state; |
5f78a54f | 939 | xhci = hcd_to_xhci(port->rhub->hcd); |
057d476f | 940 | hcd = port->rhub->hcd; |
5f78a54f MN |
941 | link_state = portsc & PORT_PLS_MASK; |
942 | portnum = port->hcd_portnum; | |
943 | ||
944 | /* USB3 specific wPortChange bits | |
945 | * | |
946 | * Port link change with port in resume state should not be | |
947 | * reported to usbcore, as this is an internal state to be | |
948 | * handled by xhci driver. Reporting PLC to usbcore may | |
949 | * cause usbcore clearing PLC first and port change event | |
950 | * irq won't be generated. | |
951 | */ | |
952 | ||
953 | if (portsc & PORT_PLC && (link_state != XDEV_RESUME)) | |
954 | *status |= USB_PORT_STAT_C_LINK_STATE << 16; | |
955 | if (portsc & PORT_WRC) | |
956 | *status |= USB_PORT_STAT_C_BH_RESET << 16; | |
957 | if (portsc & PORT_CEC) | |
958 | *status |= USB_PORT_STAT_C_CONFIG_ERROR << 16; | |
959 | ||
960 | /* USB3 specific wPortStatus bits */ | |
a231ec41 | 961 | if (portsc & PORT_POWER) { |
5f78a54f | 962 | *status |= USB_SS_PORT_STAT_POWER; |
a231ec41 MN |
963 | /* link state handling */ |
964 | if (link_state == XDEV_U0) | |
965 | bus_state->suspended_ports &= ~(1 << portnum); | |
966 | } | |
5f78a54f | 967 | |
057d476f MN |
968 | /* remote wake resume signaling complete */ |
969 | if (bus_state->port_remote_wakeup & (1 << portnum) && | |
970 | link_state != XDEV_RESUME && | |
971 | link_state != XDEV_RECOVERY) { | |
972 | bus_state->port_remote_wakeup &= ~(1 << portnum); | |
973 | usb_hcd_end_port_resume(&hcd->self, portnum); | |
974 | } | |
975 | ||
5f78a54f MN |
976 | xhci_hub_report_usb3_link_state(xhci, status, portsc); |
977 | xhci_del_comp_mod_timer(xhci, portsc, portnum); | |
978 | } | |
979 | ||
70e9b53d | 980 | static void xhci_get_usb2_port_status(struct xhci_port *port, u32 *status, |
bd82873f | 981 | u32 portsc, unsigned long *flags) |
70e9b53d | 982 | { |
a231ec41 | 983 | struct xhci_bus_state *bus_state; |
70e9b53d | 984 | u32 link_state; |
a231ec41 | 985 | u32 portnum; |
e67ebf1b | 986 | int ret; |
70e9b53d | 987 | |
a231ec41 | 988 | bus_state = &port->rhub->bus_state; |
70e9b53d | 989 | link_state = portsc & PORT_PLS_MASK; |
a231ec41 | 990 | portnum = port->hcd_portnum; |
70e9b53d MN |
991 | |
992 | /* USB2 wPortStatus bits */ | |
993 | if (portsc & PORT_POWER) { | |
994 | *status |= USB_PORT_STAT_POWER; | |
995 | ||
996 | /* link state is only valid if port is powered */ | |
997 | if (link_state == XDEV_U3) | |
998 | *status |= USB_PORT_STAT_SUSPEND; | |
999 | if (link_state == XDEV_U2) | |
1000 | *status |= USB_PORT_STAT_L1; | |
a231ec41 MN |
1001 | if (link_state == XDEV_U0) { |
1002 | bus_state->resume_done[portnum] = 0; | |
1003 | clear_bit(portnum, &bus_state->resuming_ports); | |
1004 | if (bus_state->suspended_ports & (1 << portnum)) { | |
1005 | bus_state->suspended_ports &= ~(1 << portnum); | |
1006 | bus_state->port_c_suspend |= 1 << portnum; | |
1007 | } | |
1008 | } | |
e67ebf1b MN |
1009 | if (link_state == XDEV_RESUME) { |
1010 | ret = xhci_handle_usb2_port_link_resume(port, status, | |
1011 | portsc, flags); | |
1012 | if (ret) | |
1013 | return; | |
1014 | } | |
70e9b53d MN |
1015 | } |
1016 | } | |
1017 | ||
eae5b176 SS |
1018 | /* |
1019 | * Converts a raw xHCI port status into the format that external USB 2.0 or USB | |
1020 | * 3.0 hubs use. | |
1021 | * | |
1022 | * Possible side effects: | |
1023 | * - Mark a port as being done with device resume, | |
1024 | * and ring the endpoint doorbells. | |
1025 | * - Stop the Synopsys redriver Compliance Mode polling. | |
8b3d4570 | 1026 | * - Drop and reacquire the xHCI lock, in order to wait for port resume. |
eae5b176 SS |
1027 | */ |
1028 | static u32 xhci_get_port_status(struct usb_hcd *hcd, | |
1029 | struct xhci_bus_state *bus_state, | |
eaefcf24 | 1030 | u16 wIndex, u32 raw_port_status, |
bd82873f | 1031 | unsigned long *flags) |
8b3d4570 SS |
1032 | __releases(&xhci->lock) |
1033 | __acquires(&xhci->lock) | |
eae5b176 | 1034 | { |
eae5b176 | 1035 | u32 status = 0; |
e740b019 MN |
1036 | struct xhci_hub *rhub; |
1037 | struct xhci_port *port; | |
1038 | ||
1039 | rhub = xhci_get_rhub(hcd); | |
1040 | port = rhub->ports[wIndex]; | |
eae5b176 | 1041 | |
3c2ddb44 | 1042 | /* common wPortChange bits */ |
eae5b176 SS |
1043 | if (raw_port_status & PORT_CSC) |
1044 | status |= USB_PORT_STAT_C_CONNECTION << 16; | |
1045 | if (raw_port_status & PORT_PEC) | |
1046 | status |= USB_PORT_STAT_C_ENABLE << 16; | |
1047 | if ((raw_port_status & PORT_OCC)) | |
1048 | status |= USB_PORT_STAT_C_OVERCURRENT << 16; | |
1049 | if ((raw_port_status & PORT_RC)) | |
1050 | status |= USB_PORT_STAT_C_RESET << 16; | |
70e9b53d | 1051 | |
3c2ddb44 MN |
1052 | /* common wPortStatus bits */ |
1053 | if (raw_port_status & PORT_CONNECT) { | |
1054 | status |= USB_PORT_STAT_CONNECTION; | |
1055 | status |= xhci_port_speed(raw_port_status); | |
1056 | } | |
1057 | if (raw_port_status & PORT_PE) | |
1058 | status |= USB_PORT_STAT_ENABLE; | |
1059 | if (raw_port_status & PORT_OC) | |
1060 | status |= USB_PORT_STAT_OVERCURRENT; | |
1061 | if (raw_port_status & PORT_RESET) | |
1062 | status |= USB_PORT_STAT_RESET; | |
1063 | ||
1064 | /* USB2 and USB3 specific bits, including Port Link State */ | |
5f78a54f MN |
1065 | if (hcd->speed >= HCD_USB3) |
1066 | xhci_get_usb3_port_status(port, &status, raw_port_status); | |
70e9b53d | 1067 | else |
e67ebf1b MN |
1068 | xhci_get_usb2_port_status(port, &status, raw_port_status, |
1069 | flags); | |
f69115fd MN |
1070 | /* |
1071 | * Clear stale usb2 resume signalling variables in case port changed | |
1072 | * state during resume signalling. For example on error | |
1073 | */ | |
1074 | if ((bus_state->resume_done[wIndex] || | |
1075 | test_bit(wIndex, &bus_state->resuming_ports)) && | |
1076 | (raw_port_status & PORT_PLS_MASK) != XDEV_U3 && | |
1077 | (raw_port_status & PORT_PLS_MASK) != XDEV_RESUME) { | |
1078 | bus_state->resume_done[wIndex] = 0; | |
1079 | clear_bit(wIndex, &bus_state->resuming_ports); | |
330e2d61 | 1080 | usb_hcd_end_port_resume(&hcd->self, wIndex); |
f69115fd MN |
1081 | } |
1082 | ||
eae5b176 | 1083 | if (bus_state->port_c_suspend & (1 << wIndex)) |
5e6389fd | 1084 | status |= USB_PORT_STAT_C_SUSPEND << 16; |
eae5b176 SS |
1085 | |
1086 | return status; | |
1087 | } | |
1088 | ||
0f2a7930 SS |
1089 | int xhci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue, |
1090 | u16 wIndex, char *buf, u16 wLength) | |
1091 | { | |
1092 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
a0885924 | 1093 | int max_ports; |
0f2a7930 | 1094 | unsigned long flags; |
c9682dff | 1095 | u32 temp, status; |
0f2a7930 | 1096 | int retval = 0; |
be88fe4f | 1097 | int slot_id; |
20b67cf5 | 1098 | struct xhci_bus_state *bus_state; |
2c441780 | 1099 | u16 link_state = 0; |
4296c70a | 1100 | u16 wake_mask = 0; |
797b0ca5 | 1101 | u16 timeout = 0; |
0f1d832e | 1102 | u16 test_mode = 0; |
e740b019 MN |
1103 | struct xhci_hub *rhub; |
1104 | struct xhci_port **ports; | |
0f2a7930 | 1105 | |
e740b019 MN |
1106 | rhub = xhci_get_rhub(hcd); |
1107 | ports = rhub->ports; | |
925f349d | 1108 | max_ports = rhub->num_ports; |
f6187f42 | 1109 | bus_state = &rhub->bus_state; |
0f2a7930 SS |
1110 | |
1111 | spin_lock_irqsave(&xhci->lock, flags); | |
1112 | switch (typeReq) { | |
1113 | case GetHubStatus: | |
1114 | /* No power source, over-current reported per port */ | |
1115 | memset(buf, 0, 4); | |
1116 | break; | |
1117 | case GetHubDescriptor: | |
4bbb0ace SS |
1118 | /* Check to make sure userspace is asking for the USB 3.0 hub |
1119 | * descriptor for the USB 3.0 roothub. If not, we stall the | |
1120 | * endpoint, like external hubs do. | |
1121 | */ | |
b50107bb | 1122 | if (hcd->speed >= HCD_USB3 && |
4bbb0ace SS |
1123 | (wLength < USB_DT_SS_HUB_SIZE || |
1124 | wValue != (USB_DT_SS_HUB << 8))) { | |
1125 | xhci_dbg(xhci, "Wrong hub descriptor type for " | |
1126 | "USB 3.0 roothub.\n"); | |
1127 | goto error; | |
1128 | } | |
f6ff0ac8 SS |
1129 | xhci_hub_descriptor(hcd, xhci, |
1130 | (struct usb_hub_descriptor *) buf); | |
0f2a7930 | 1131 | break; |
48e82361 SS |
1132 | case DeviceRequest | USB_REQ_GET_DESCRIPTOR: |
1133 | if ((wValue & 0xff00) != (USB_DT_BOS << 8)) | |
1134 | goto error; | |
1135 | ||
5693e0b7 | 1136 | if (hcd->speed < HCD_USB3) |
48e82361 SS |
1137 | goto error; |
1138 | ||
5693e0b7 | 1139 | retval = xhci_create_usb3_bos_desc(xhci, buf, wLength); |
48e82361 | 1140 | spin_unlock_irqrestore(&xhci->lock, flags); |
5693e0b7 | 1141 | return retval; |
0f2a7930 | 1142 | case GetPortStatus: |
a0885924 | 1143 | if (!wIndex || wIndex > max_ports) |
0f2a7930 SS |
1144 | goto error; |
1145 | wIndex--; | |
e740b019 | 1146 | temp = readl(ports[wIndex]->addr); |
d9f11ba9 MN |
1147 | if (temp == ~(u32)0) { |
1148 | xhci_hc_died(xhci); | |
f9de8151 SS |
1149 | retval = -ENODEV; |
1150 | break; | |
1151 | } | |
28c06e58 | 1152 | trace_xhci_get_port_status(wIndex, temp); |
eaefcf24 | 1153 | status = xhci_get_port_status(hcd, bus_state, wIndex, temp, |
bd82873f | 1154 | &flags); |
eae5b176 SS |
1155 | if (status == 0xffffffff) |
1156 | goto error; | |
0ed9a57e | 1157 | |
d70d5a84 MN |
1158 | xhci_dbg(xhci, "Get port status %d-%d read: 0x%x, return 0x%x", |
1159 | hcd->self.busnum, wIndex + 1, temp, status); | |
eae5b176 | 1160 | |
0f2a7930 | 1161 | put_unaligned(cpu_to_le32(status), (__le32 *) buf); |
395f5409 MN |
1162 | /* if USB 3.1 extended port status return additional 4 bytes */ |
1163 | if (wValue == 0x02) { | |
1164 | u32 port_li; | |
1165 | ||
1166 | if (hcd->speed < HCD_USB31 || wLength != 8) { | |
1167 | xhci_err(xhci, "get ext port status invalid parameter\n"); | |
1168 | retval = -EINVAL; | |
1169 | break; | |
1170 | } | |
e740b019 | 1171 | port_li = readl(ports[wIndex]->addr + PORTLI); |
395f5409 | 1172 | status = xhci_get_ext_port_status(temp, port_li); |
6269e4c7 | 1173 | put_unaligned_le32(status, &buf[4]); |
395f5409 | 1174 | } |
0f2a7930 SS |
1175 | break; |
1176 | case SetPortFeature: | |
2c441780 AX |
1177 | if (wValue == USB_PORT_FEAT_LINK_STATE) |
1178 | link_state = (wIndex & 0xff00) >> 3; | |
4296c70a SS |
1179 | if (wValue == USB_PORT_FEAT_REMOTE_WAKE_MASK) |
1180 | wake_mask = wIndex & 0xff00; | |
0f1d832e GZ |
1181 | if (wValue == USB_PORT_FEAT_TEST) |
1182 | test_mode = (wIndex & 0xff00) >> 8; | |
797b0ca5 SS |
1183 | /* The MSB of wIndex is the U1/U2 timeout */ |
1184 | timeout = (wIndex & 0xff00) >> 8; | |
0f2a7930 | 1185 | wIndex &= 0xff; |
a0885924 | 1186 | if (!wIndex || wIndex > max_ports) |
0f2a7930 SS |
1187 | goto error; |
1188 | wIndex--; | |
e740b019 | 1189 | temp = readl(ports[wIndex]->addr); |
d9f11ba9 MN |
1190 | if (temp == ~(u32)0) { |
1191 | xhci_hc_died(xhci); | |
f9de8151 SS |
1192 | retval = -ENODEV; |
1193 | break; | |
1194 | } | |
0f2a7930 | 1195 | temp = xhci_port_state_to_neutral(temp); |
4bbb0ace | 1196 | /* FIXME: What new port features do we need to support? */ |
0f2a7930 | 1197 | switch (wValue) { |
be88fe4f | 1198 | case USB_PORT_FEAT_SUSPEND: |
e740b019 | 1199 | temp = readl(ports[wIndex]->addr); |
65580b43 AX |
1200 | if ((temp & PORT_PLS_MASK) != XDEV_U0) { |
1201 | /* Resume the port to U0 first */ | |
6b7f40f7 | 1202 | xhci_set_link_state(xhci, ports[wIndex], |
65580b43 AX |
1203 | XDEV_U0); |
1204 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1205 | msleep(10); | |
1206 | spin_lock_irqsave(&xhci->lock, flags); | |
1207 | } | |
be88fe4f AX |
1208 | /* In spec software should not attempt to suspend |
1209 | * a port unless the port reports that it is in the | |
1210 | * enabled (PED = ‘1’,PLS < ‘3’) state. | |
1211 | */ | |
e740b019 | 1212 | temp = readl(ports[wIndex]->addr); |
be88fe4f AX |
1213 | if ((temp & PORT_PE) == 0 || (temp & PORT_RESET) |
1214 | || (temp & PORT_PLS_MASK) >= XDEV_U3) { | |
d70d5a84 MN |
1215 | xhci_warn(xhci, "USB core suspending port %d-%d not in U0/U1/U2\n", |
1216 | hcd->self.busnum, wIndex + 1); | |
be88fe4f AX |
1217 | goto error; |
1218 | } | |
1219 | ||
5233630f SS |
1220 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, |
1221 | wIndex + 1); | |
be88fe4f AX |
1222 | if (!slot_id) { |
1223 | xhci_warn(xhci, "slot_id is zero\n"); | |
1224 | goto error; | |
1225 | } | |
1226 | /* unlock to execute stop endpoint commands */ | |
1227 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1228 | xhci_stop_device(xhci, slot_id, 1); | |
1229 | spin_lock_irqsave(&xhci->lock, flags); | |
1230 | ||
6b7f40f7 | 1231 | xhci_set_link_state(xhci, ports[wIndex], XDEV_U3); |
be88fe4f AX |
1232 | |
1233 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1234 | msleep(10); /* wait device to enter */ | |
1235 | spin_lock_irqsave(&xhci->lock, flags); | |
1236 | ||
e740b019 | 1237 | temp = readl(ports[wIndex]->addr); |
20b67cf5 | 1238 | bus_state->suspended_ports |= 1 << wIndex; |
be88fe4f | 1239 | break; |
2c441780 | 1240 | case USB_PORT_FEAT_LINK_STATE: |
e740b019 | 1241 | temp = readl(ports[wIndex]->addr); |
41e7e056 SS |
1242 | /* Disable port */ |
1243 | if (link_state == USB_SS_PORT_LS_SS_DISABLED) { | |
1244 | xhci_dbg(xhci, "Disable port %d\n", wIndex); | |
1245 | temp = xhci_port_state_to_neutral(temp); | |
1246 | /* | |
1247 | * Clear all change bits, so that we get a new | |
1248 | * connection event. | |
1249 | */ | |
1250 | temp |= PORT_CSC | PORT_PEC | PORT_WRC | | |
1251 | PORT_OCC | PORT_RC | PORT_PLC | | |
1252 | PORT_CEC; | |
e740b019 MN |
1253 | writel(temp | PORT_PE, ports[wIndex]->addr); |
1254 | temp = readl(ports[wIndex]->addr); | |
41e7e056 SS |
1255 | break; |
1256 | } | |
1257 | ||
1258 | /* Put link in RxDetect (enable port) */ | |
1259 | if (link_state == USB_SS_PORT_LS_RX_DETECT) { | |
1260 | xhci_dbg(xhci, "Enable port %d\n", wIndex); | |
6b7f40f7 MN |
1261 | xhci_set_link_state(xhci, ports[wIndex], |
1262 | link_state); | |
e740b019 | 1263 | temp = readl(ports[wIndex]->addr); |
41e7e056 SS |
1264 | break; |
1265 | } | |
1266 | ||
4b562bd2 JP |
1267 | /* |
1268 | * For xHCI 1.1 according to section 4.19.1.2.4.1 a | |
1269 | * root hub port's transition to compliance mode upon | |
1270 | * detecting LFPS timeout may be controlled by an | |
1271 | * Compliance Transition Enabled (CTE) flag (not | |
1272 | * software visible). This flag is set by writing 0xA | |
1273 | * to PORTSC PLS field which will allow transition to | |
1274 | * compliance mode the next time LFPS timeout is | |
1275 | * encountered. A warm reset will clear it. | |
1276 | * | |
1277 | * The CTE flag is only supported if the HCCPARAMS2 CTC | |
1278 | * flag is set, otherwise, the compliance substate is | |
1279 | * automatically entered as on 1.0 and prior. | |
1280 | */ | |
1281 | if (link_state == USB_SS_PORT_LS_COMP_MOD) { | |
1282 | if (!HCC2_CTC(xhci->hcc_params2)) { | |
1283 | xhci_dbg(xhci, "CTC flag is 0, port already supports entering compliance mode\n"); | |
1284 | break; | |
1285 | } | |
1286 | ||
1287 | if ((temp & PORT_CONNECT)) { | |
1288 | xhci_warn(xhci, "Can't set compliance mode when port is connected\n"); | |
1289 | goto error; | |
1290 | } | |
1291 | ||
1292 | xhci_dbg(xhci, "Enable compliance mode transition for port %d\n", | |
1293 | wIndex); | |
6b7f40f7 | 1294 | xhci_set_link_state(xhci, ports[wIndex], |
4b562bd2 | 1295 | link_state); |
6b7f40f7 | 1296 | |
e740b019 | 1297 | temp = readl(ports[wIndex]->addr); |
4b562bd2 JP |
1298 | break; |
1299 | } | |
1208d8a8 MN |
1300 | /* Port must be enabled */ |
1301 | if (!(temp & PORT_PE)) { | |
1302 | retval = -ENODEV; | |
1303 | break; | |
1304 | } | |
1305 | /* Can't set port link state above '3' (U3) */ | |
1306 | if (link_state > USB_SS_PORT_LS_U3) { | |
1307 | xhci_warn(xhci, "Cannot set port %d link state %d\n", | |
1308 | wIndex, link_state); | |
2c441780 AX |
1309 | goto error; |
1310 | } | |
0200b9f7 | 1311 | |
ceca4938 MN |
1312 | /* |
1313 | * set link to U0, steps depend on current link state. | |
1314 | * U3: set link to U0 and wait for u3exit completion. | |
1315 | * U1/U2: no PLC complete event, only set link to U0. | |
1316 | * Resume/Recovery: device initiated U0, only wait for | |
1317 | * completion | |
1318 | */ | |
0200b9f7 | 1319 | if (link_state == USB_SS_PORT_LS_U0) { |
ceca4938 MN |
1320 | u32 pls = temp & PORT_PLS_MASK; |
1321 | bool wait_u0 = false; | |
0200b9f7 | 1322 | |
ceca4938 MN |
1323 | /* already in U0 */ |
1324 | if (pls == XDEV_U0) | |
1325 | break; | |
1326 | if (pls == XDEV_U3 || | |
1327 | pls == XDEV_RESUME || | |
1328 | pls == XDEV_RECOVERY) { | |
1329 | wait_u0 = true; | |
1330 | reinit_completion(&bus_state->u3exit_done[wIndex]); | |
1331 | } | |
1332 | if (pls <= XDEV_U3) /* U1, U2, U3 */ | |
1333 | xhci_set_link_state(xhci, ports[wIndex], | |
1334 | USB_SS_PORT_LS_U0); | |
1335 | if (!wait_u0) { | |
1336 | if (pls > XDEV_U3) | |
1337 | goto error; | |
1338 | break; | |
0200b9f7 | 1339 | } |
0200b9f7 KHF |
1340 | spin_unlock_irqrestore(&xhci->lock, flags); |
1341 | if (!wait_for_completion_timeout(&bus_state->u3exit_done[wIndex], | |
1342 | msecs_to_jiffies(100))) | |
1343 | xhci_dbg(xhci, "missing U0 port change event for port %d\n", | |
1344 | wIndex); | |
1345 | spin_lock_irqsave(&xhci->lock, flags); | |
1346 | temp = readl(ports[wIndex]->addr); | |
1347 | break; | |
1348 | } | |
1349 | ||
2c441780 | 1350 | if (link_state == USB_SS_PORT_LS_U3) { |
0200b9f7 | 1351 | int retries = 16; |
2c441780 AX |
1352 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, |
1353 | wIndex + 1); | |
1354 | if (slot_id) { | |
1355 | /* unlock to execute stop endpoint | |
1356 | * commands */ | |
1357 | spin_unlock_irqrestore(&xhci->lock, | |
1358 | flags); | |
1359 | xhci_stop_device(xhci, slot_id, 1); | |
1360 | spin_lock_irqsave(&xhci->lock, flags); | |
1361 | } | |
0200b9f7 KHF |
1362 | xhci_set_link_state(xhci, ports[wIndex], USB_SS_PORT_LS_U3); |
1363 | spin_unlock_irqrestore(&xhci->lock, flags); | |
eb002726 KHF |
1364 | while (retries--) { |
1365 | usleep_range(4000, 8000); | |
1366 | temp = readl(ports[wIndex]->addr); | |
1367 | if ((temp & PORT_PLS_MASK) == XDEV_U3) | |
1368 | break; | |
1369 | } | |
0200b9f7 KHF |
1370 | spin_lock_irqsave(&xhci->lock, flags); |
1371 | temp = readl(ports[wIndex]->addr); | |
2c441780 | 1372 | bus_state->suspended_ports |= 1 << wIndex; |
0200b9f7 | 1373 | } |
2c441780 | 1374 | break; |
0f2a7930 SS |
1375 | case USB_PORT_FEAT_POWER: |
1376 | /* | |
1377 | * Turn on ports, even if there isn't per-port switching. | |
1378 | * HC will report connect events even before this is set. | |
37ebb549 | 1379 | * However, hub_wq will ignore the roothub events until |
0f2a7930 SS |
1380 | * the roothub is registered. |
1381 | */ | |
ec1dafe8 | 1382 | xhci_set_port_power(xhci, hcd, wIndex, true, &flags); |
0f2a7930 SS |
1383 | break; |
1384 | case USB_PORT_FEAT_RESET: | |
1385 | temp = (temp | PORT_RESET); | |
e740b019 | 1386 | writel(temp, ports[wIndex]->addr); |
0f2a7930 | 1387 | |
e740b019 | 1388 | temp = readl(ports[wIndex]->addr); |
0f2a7930 SS |
1389 | xhci_dbg(xhci, "set port reset, actual port %d status = 0x%x\n", wIndex, temp); |
1390 | break; | |
4296c70a | 1391 | case USB_PORT_FEAT_REMOTE_WAKE_MASK: |
fdcf74ff MN |
1392 | xhci_set_remote_wake_mask(xhci, ports[wIndex], |
1393 | wake_mask); | |
e740b019 | 1394 | temp = readl(ports[wIndex]->addr); |
4296c70a SS |
1395 | xhci_dbg(xhci, "set port remote wake mask, " |
1396 | "actual port %d status = 0x%x\n", | |
1397 | wIndex, temp); | |
1398 | break; | |
a11496eb AX |
1399 | case USB_PORT_FEAT_BH_PORT_RESET: |
1400 | temp |= PORT_WR; | |
e740b019 MN |
1401 | writel(temp, ports[wIndex]->addr); |
1402 | temp = readl(ports[wIndex]->addr); | |
a11496eb | 1403 | break; |
797b0ca5 | 1404 | case USB_PORT_FEAT_U1_TIMEOUT: |
b50107bb | 1405 | if (hcd->speed < HCD_USB3) |
797b0ca5 | 1406 | goto error; |
e740b019 | 1407 | temp = readl(ports[wIndex]->addr + PORTPMSC); |
797b0ca5 SS |
1408 | temp &= ~PORT_U1_TIMEOUT_MASK; |
1409 | temp |= PORT_U1_TIMEOUT(timeout); | |
e740b019 | 1410 | writel(temp, ports[wIndex]->addr + PORTPMSC); |
797b0ca5 SS |
1411 | break; |
1412 | case USB_PORT_FEAT_U2_TIMEOUT: | |
b50107bb | 1413 | if (hcd->speed < HCD_USB3) |
797b0ca5 | 1414 | goto error; |
e740b019 | 1415 | temp = readl(ports[wIndex]->addr + PORTPMSC); |
797b0ca5 SS |
1416 | temp &= ~PORT_U2_TIMEOUT_MASK; |
1417 | temp |= PORT_U2_TIMEOUT(timeout); | |
e740b019 | 1418 | writel(temp, ports[wIndex]->addr + PORTPMSC); |
797b0ca5 | 1419 | break; |
0f1d832e GZ |
1420 | case USB_PORT_FEAT_TEST: |
1421 | /* 4.19.6 Port Test Modes (USB2 Test Mode) */ | |
1422 | if (hcd->speed != HCD_USB2) | |
1423 | goto error; | |
1424 | if (test_mode > TEST_FORCE_EN || test_mode < TEST_J) | |
1425 | goto error; | |
ec1dafe8 MN |
1426 | retval = xhci_enter_test_mode(xhci, test_mode, wIndex, |
1427 | &flags); | |
0f1d832e | 1428 | break; |
0f2a7930 SS |
1429 | default: |
1430 | goto error; | |
1431 | } | |
5308a91b | 1432 | /* unblock any posted writes */ |
e740b019 | 1433 | temp = readl(ports[wIndex]->addr); |
0f2a7930 SS |
1434 | break; |
1435 | case ClearPortFeature: | |
a0885924 | 1436 | if (!wIndex || wIndex > max_ports) |
0f2a7930 SS |
1437 | goto error; |
1438 | wIndex--; | |
e740b019 | 1439 | temp = readl(ports[wIndex]->addr); |
d9f11ba9 MN |
1440 | if (temp == ~(u32)0) { |
1441 | xhci_hc_died(xhci); | |
f9de8151 SS |
1442 | retval = -ENODEV; |
1443 | break; | |
1444 | } | |
4bbb0ace | 1445 | /* FIXME: What new port features do we need to support? */ |
0f2a7930 SS |
1446 | temp = xhci_port_state_to_neutral(temp); |
1447 | switch (wValue) { | |
be88fe4f | 1448 | case USB_PORT_FEAT_SUSPEND: |
e740b019 | 1449 | temp = readl(ports[wIndex]->addr); |
be88fe4f AX |
1450 | xhci_dbg(xhci, "clear USB_PORT_FEAT_SUSPEND\n"); |
1451 | xhci_dbg(xhci, "PORTSC %04x\n", temp); | |
1452 | if (temp & PORT_RESET) | |
1453 | goto error; | |
5ac04bf1 | 1454 | if ((temp & PORT_PLS_MASK) == XDEV_U3) { |
be88fe4f AX |
1455 | if ((temp & PORT_PE) == 0) |
1456 | goto error; | |
be88fe4f | 1457 | |
f69115fd | 1458 | set_bit(wIndex, &bus_state->resuming_ports); |
330e2d61 | 1459 | usb_hcd_start_port_resume(&hcd->self, wIndex); |
6b7f40f7 MN |
1460 | xhci_set_link_state(xhci, ports[wIndex], |
1461 | XDEV_RESUME); | |
c9682dff | 1462 | spin_unlock_irqrestore(&xhci->lock, flags); |
7d3b016a | 1463 | msleep(USB_RESUME_TIMEOUT); |
a7114230 | 1464 | spin_lock_irqsave(&xhci->lock, flags); |
6b7f40f7 | 1465 | xhci_set_link_state(xhci, ports[wIndex], |
c9682dff | 1466 | XDEV_U0); |
f69115fd | 1467 | clear_bit(wIndex, &bus_state->resuming_ports); |
330e2d61 | 1468 | usb_hcd_end_port_resume(&hcd->self, wIndex); |
be88fe4f | 1469 | } |
a7114230 | 1470 | bus_state->port_c_suspend |= 1 << wIndex; |
be88fe4f | 1471 | |
5233630f SS |
1472 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, |
1473 | wIndex + 1); | |
be88fe4f AX |
1474 | if (!slot_id) { |
1475 | xhci_dbg(xhci, "slot_id is zero\n"); | |
1476 | goto error; | |
1477 | } | |
1478 | xhci_ring_device(xhci, slot_id); | |
1479 | break; | |
1480 | case USB_PORT_FEAT_C_SUSPEND: | |
20b67cf5 | 1481 | bus_state->port_c_suspend &= ~(1 << wIndex); |
ff504f57 | 1482 | /* fall through */ |
0f2a7930 | 1483 | case USB_PORT_FEAT_C_RESET: |
a11496eb | 1484 | case USB_PORT_FEAT_C_BH_PORT_RESET: |
0f2a7930 | 1485 | case USB_PORT_FEAT_C_CONNECTION: |
0f2a7930 | 1486 | case USB_PORT_FEAT_C_OVER_CURRENT: |
6219c047 | 1487 | case USB_PORT_FEAT_C_ENABLE: |
85387c0e | 1488 | case USB_PORT_FEAT_C_PORT_LINK_STATE: |
9425183d | 1489 | case USB_PORT_FEAT_C_PORT_CONFIG_ERROR: |
34fb562a | 1490 | xhci_clear_port_change_bit(xhci, wValue, wIndex, |
e740b019 | 1491 | ports[wIndex]->addr, temp); |
0f2a7930 | 1492 | break; |
6219c047 | 1493 | case USB_PORT_FEAT_ENABLE: |
f6ff0ac8 | 1494 | xhci_disable_port(hcd, xhci, wIndex, |
e740b019 | 1495 | ports[wIndex]->addr, temp); |
6219c047 | 1496 | break; |
693d8eb8 | 1497 | case USB_PORT_FEAT_POWER: |
ec1dafe8 | 1498 | xhci_set_port_power(xhci, hcd, wIndex, false, &flags); |
693d8eb8 | 1499 | break; |
0f1d832e GZ |
1500 | case USB_PORT_FEAT_TEST: |
1501 | retval = xhci_exit_test_mode(xhci); | |
1502 | break; | |
0f2a7930 SS |
1503 | default: |
1504 | goto error; | |
1505 | } | |
0f2a7930 SS |
1506 | break; |
1507 | default: | |
1508 | error: | |
1509 | /* "stall" on error */ | |
1510 | retval = -EPIPE; | |
1511 | } | |
1512 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1513 | return retval; | |
1514 | } | |
1515 | ||
1516 | /* | |
1517 | * Returns 0 if the status hasn't changed, or the number of bytes in buf. | |
1518 | * Ports are 0-indexed from the HCD point of view, | |
1519 | * and 1-indexed from the USB core pointer of view. | |
0f2a7930 SS |
1520 | * |
1521 | * Note that the status change bits will be cleared as soon as a port status | |
1522 | * change event is generated, so we use the saved status from that event. | |
1523 | */ | |
1524 | int xhci_hub_status_data(struct usb_hcd *hcd, char *buf) | |
1525 | { | |
1526 | unsigned long flags; | |
1527 | u32 temp, status; | |
56192531 | 1528 | u32 mask; |
0f2a7930 SS |
1529 | int i, retval; |
1530 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
a0885924 | 1531 | int max_ports; |
20b67cf5 | 1532 | struct xhci_bus_state *bus_state; |
c52804a4 | 1533 | bool reset_change = false; |
e740b019 MN |
1534 | struct xhci_hub *rhub; |
1535 | struct xhci_port **ports; | |
0f2a7930 | 1536 | |
e740b019 MN |
1537 | rhub = xhci_get_rhub(hcd); |
1538 | ports = rhub->ports; | |
925f349d | 1539 | max_ports = rhub->num_ports; |
f6187f42 | 1540 | bus_state = &rhub->bus_state; |
0f2a7930 SS |
1541 | |
1542 | /* Initial status is no changes */ | |
a0885924 | 1543 | retval = (max_ports + 8) / 8; |
419a8e81 | 1544 | memset(buf, 0, retval); |
f370b996 AX |
1545 | |
1546 | /* | |
1547 | * Inform the usbcore about resume-in-progress by returning | |
1548 | * a non-zero value even if there are no status changes. | |
1549 | */ | |
1550 | status = bus_state->resuming_ports; | |
0f2a7930 | 1551 | |
9425183d | 1552 | mask = PORT_CSC | PORT_PEC | PORT_OCC | PORT_PLC | PORT_WRC | PORT_CEC; |
56192531 | 1553 | |
0f2a7930 SS |
1554 | spin_lock_irqsave(&xhci->lock, flags); |
1555 | /* For each port, did anything change? If so, set that bit in buf. */ | |
a0885924 | 1556 | for (i = 0; i < max_ports; i++) { |
e740b019 | 1557 | temp = readl(ports[i]->addr); |
d9f11ba9 MN |
1558 | if (temp == ~(u32)0) { |
1559 | xhci_hc_died(xhci); | |
f9de8151 SS |
1560 | retval = -ENODEV; |
1561 | break; | |
1562 | } | |
3f8499ac MN |
1563 | trace_xhci_hub_status_data(i, temp); |
1564 | ||
56192531 | 1565 | if ((temp & mask) != 0 || |
20b67cf5 SS |
1566 | (bus_state->port_c_suspend & 1 << i) || |
1567 | (bus_state->resume_done[i] && time_after_eq( | |
1568 | jiffies, bus_state->resume_done[i]))) { | |
419a8e81 | 1569 | buf[(i + 1) / 8] |= 1 << (i + 1) % 8; |
0f2a7930 SS |
1570 | status = 1; |
1571 | } | |
c52804a4 SS |
1572 | if ((temp & PORT_RC)) |
1573 | reset_change = true; | |
e9fb08d6 MN |
1574 | if (temp & PORT_OC) |
1575 | status = 1; | |
c52804a4 SS |
1576 | } |
1577 | if (!status && !reset_change) { | |
1578 | xhci_dbg(xhci, "%s: stopping port polling.\n", __func__); | |
1579 | clear_bit(HCD_FLAG_POLL_RH, &hcd->flags); | |
0f2a7930 SS |
1580 | } |
1581 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1582 | return status ? retval : 0; | |
1583 | } | |
9777e3ce AX |
1584 | |
1585 | #ifdef CONFIG_PM | |
1586 | ||
1587 | int xhci_bus_suspend(struct usb_hcd *hcd) | |
1588 | { | |
1589 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
518e848e | 1590 | int max_ports, port_index; |
20b67cf5 | 1591 | struct xhci_bus_state *bus_state; |
9777e3ce | 1592 | unsigned long flags; |
e740b019 MN |
1593 | struct xhci_hub *rhub; |
1594 | struct xhci_port **ports; | |
2f31a67f MN |
1595 | u32 portsc_buf[USB_MAXCHILDREN]; |
1596 | bool wake_enabled; | |
9777e3ce | 1597 | |
e740b019 MN |
1598 | rhub = xhci_get_rhub(hcd); |
1599 | ports = rhub->ports; | |
925f349d | 1600 | max_ports = rhub->num_ports; |
f6187f42 | 1601 | bus_state = &rhub->bus_state; |
2f31a67f | 1602 | wake_enabled = hcd->self.root_hub->do_remote_wakeup; |
9777e3ce AX |
1603 | |
1604 | spin_lock_irqsave(&xhci->lock, flags); | |
1605 | ||
2f31a67f | 1606 | if (wake_enabled) { |
fac4271d ZJC |
1607 | if (bus_state->resuming_ports || /* USB2 */ |
1608 | bus_state->port_remote_wakeup) { /* USB3 */ | |
f370b996 | 1609 | spin_unlock_irqrestore(&xhci->lock, flags); |
fac4271d | 1610 | xhci_dbg(xhci, "suspend failed because a port is resuming\n"); |
f370b996 | 1611 | return -EBUSY; |
9777e3ce AX |
1612 | } |
1613 | } | |
2f31a67f MN |
1614 | /* |
1615 | * Prepare ports for suspend, but don't write anything before all ports | |
1616 | * are checked and we know bus suspend can proceed | |
1617 | */ | |
20b67cf5 | 1618 | bus_state->bus_suspended = 0; |
2f31a67f | 1619 | port_index = max_ports; |
518e848e | 1620 | while (port_index--) { |
9777e3ce | 1621 | u32 t1, t2; |
d92f2c59 MN |
1622 | int retries = 10; |
1623 | retry: | |
e740b019 | 1624 | t1 = readl(ports[port_index]->addr); |
9777e3ce | 1625 | t2 = xhci_port_state_to_neutral(t1); |
2f31a67f | 1626 | portsc_buf[port_index] = 0; |
9777e3ce | 1627 | |
d92f2c59 MN |
1628 | /* |
1629 | * Give a USB3 port in link training time to finish, but don't | |
1630 | * prevent suspend as port might be stuck | |
1631 | */ | |
1632 | if ((hcd->speed >= HCD_USB3) && retries-- && | |
45f750c1 | 1633 | (t1 & PORT_PLS_MASK) == XDEV_POLLING) { |
2f31a67f | 1634 | spin_unlock_irqrestore(&xhci->lock, flags); |
d92f2c59 MN |
1635 | msleep(XHCI_PORT_POLLING_LFPS_TIME); |
1636 | spin_lock_irqsave(&xhci->lock, flags); | |
1637 | xhci_dbg(xhci, "port %d polling in bus suspend, waiting\n", | |
1638 | port_index); | |
1639 | goto retry; | |
2f31a67f | 1640 | } |
e9fb08d6 MN |
1641 | /* bail out if port detected a over-current condition */ |
1642 | if (t1 & PORT_OC) { | |
1643 | bus_state->bus_suspended = 0; | |
1644 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1645 | xhci_dbg(xhci, "Bus suspend bailout, port over-current detected\n"); | |
1646 | return -EBUSY; | |
1647 | } | |
2f31a67f MN |
1648 | /* suspend ports in U0, or bail out for new connect changes */ |
1649 | if ((t1 & PORT_PE) && (t1 & PORT_PLS_MASK) == XDEV_U0) { | |
1650 | if ((t1 & PORT_CSC) && wake_enabled) { | |
1651 | bus_state->bus_suspended = 0; | |
9777e3ce | 1652 | spin_unlock_irqrestore(&xhci->lock, flags); |
2f31a67f MN |
1653 | xhci_dbg(xhci, "Bus suspend bailout, port connect change\n"); |
1654 | return -EBUSY; | |
9777e3ce | 1655 | } |
2f31a67f | 1656 | xhci_dbg(xhci, "port %d not suspended\n", port_index); |
9777e3ce AX |
1657 | t2 &= ~PORT_PLS_MASK; |
1658 | t2 |= PORT_LINK_STROBE | XDEV_U3; | |
20b67cf5 | 1659 | set_bit(port_index, &bus_state->bus_suspended); |
9777e3ce | 1660 | } |
4296c70a | 1661 | /* USB core sets remote wake mask for USB 3.0 hubs, |
ceb6c9c8 | 1662 | * including the USB 3.0 roothub, but only if CONFIG_PM |
4296c70a SS |
1663 | * is enabled, so also enable remote wake here. |
1664 | */ | |
2f31a67f | 1665 | if (wake_enabled) { |
9777e3ce AX |
1666 | if (t1 & PORT_CONNECT) { |
1667 | t2 |= PORT_WKOC_E | PORT_WKDISC_E; | |
1668 | t2 &= ~PORT_WKCONN_E; | |
1669 | } else { | |
1670 | t2 |= PORT_WKOC_E | PORT_WKCONN_E; | |
1671 | t2 &= ~PORT_WKDISC_E; | |
1672 | } | |
bde0716d JL |
1673 | |
1674 | if ((xhci->quirks & XHCI_U2_DISABLE_WAKE) && | |
1675 | (hcd->speed < HCD_USB3)) { | |
1676 | if (usb_amd_pt_check_port(hcd->self.controller, | |
1677 | port_index)) | |
1678 | t2 &= ~PORT_WAKE_BITS; | |
1679 | } | |
9777e3ce AX |
1680 | } else |
1681 | t2 &= ~PORT_WAKE_BITS; | |
1682 | ||
1683 | t1 = xhci_port_state_to_neutral(t1); | |
1684 | if (t1 != t2) | |
2f31a67f MN |
1685 | portsc_buf[port_index] = t2; |
1686 | } | |
1687 | ||
1688 | /* write port settings, stopping and suspending ports if needed */ | |
1689 | port_index = max_ports; | |
1690 | while (port_index--) { | |
1691 | if (!portsc_buf[port_index]) | |
1692 | continue; | |
1693 | if (test_bit(port_index, &bus_state->bus_suspended)) { | |
1694 | int slot_id; | |
1695 | ||
1696 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, | |
1697 | port_index + 1); | |
1698 | if (slot_id) { | |
1699 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1700 | xhci_stop_device(xhci, slot_id, 1); | |
1701 | spin_lock_irqsave(&xhci->lock, flags); | |
1702 | } | |
1703 | } | |
1704 | writel(portsc_buf[port_index], ports[port_index]->addr); | |
9777e3ce AX |
1705 | } |
1706 | hcd->state = HC_STATE_SUSPENDED; | |
20b67cf5 | 1707 | bus_state->next_statechange = jiffies + msecs_to_jiffies(10); |
9777e3ce AX |
1708 | spin_unlock_irqrestore(&xhci->lock, flags); |
1709 | return 0; | |
1710 | } | |
1711 | ||
346e9973 MN |
1712 | /* |
1713 | * Workaround for missing Cold Attach Status (CAS) if device re-plugged in S3. | |
1714 | * warm reset a USB3 device stuck in polling or compliance mode after resume. | |
1715 | * See Intel 100/c230 series PCH specification update Doc #332692-006 Errata #8 | |
1716 | */ | |
fdcf74ff | 1717 | static bool xhci_port_missing_cas_quirk(struct xhci_port *port) |
346e9973 MN |
1718 | { |
1719 | u32 portsc; | |
1720 | ||
fdcf74ff | 1721 | portsc = readl(port->addr); |
346e9973 MN |
1722 | |
1723 | /* if any of these are set we are not stuck */ | |
1724 | if (portsc & (PORT_CONNECT | PORT_CAS)) | |
1725 | return false; | |
1726 | ||
1727 | if (((portsc & PORT_PLS_MASK) != XDEV_POLLING) && | |
1728 | ((portsc & PORT_PLS_MASK) != XDEV_COMP_MODE)) | |
1729 | return false; | |
1730 | ||
1731 | /* clear wakeup/change bits, and do a warm port reset */ | |
1732 | portsc &= ~(PORT_RWC_BITS | PORT_CEC | PORT_WAKE_BITS); | |
1733 | portsc |= PORT_WR; | |
fdcf74ff | 1734 | writel(portsc, port->addr); |
346e9973 | 1735 | /* flush write */ |
fdcf74ff | 1736 | readl(port->addr); |
346e9973 MN |
1737 | return true; |
1738 | } | |
1739 | ||
9777e3ce AX |
1740 | int xhci_bus_resume(struct usb_hcd *hcd) |
1741 | { | |
1742 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
20b67cf5 | 1743 | struct xhci_bus_state *bus_state; |
9777e3ce | 1744 | unsigned long flags; |
a85c0f8d | 1745 | int max_ports, port_index; |
41485a90 MN |
1746 | int slot_id; |
1747 | int sret; | |
a85c0f8d MN |
1748 | u32 next_state; |
1749 | u32 temp, portsc; | |
e740b019 MN |
1750 | struct xhci_hub *rhub; |
1751 | struct xhci_port **ports; | |
9777e3ce | 1752 | |
e740b019 MN |
1753 | rhub = xhci_get_rhub(hcd); |
1754 | ports = rhub->ports; | |
925f349d | 1755 | max_ports = rhub->num_ports; |
f6187f42 | 1756 | bus_state = &rhub->bus_state; |
9777e3ce | 1757 | |
20b67cf5 | 1758 | if (time_before(jiffies, bus_state->next_statechange)) |
9777e3ce AX |
1759 | msleep(5); |
1760 | ||
1761 | spin_lock_irqsave(&xhci->lock, flags); | |
1762 | if (!HCD_HW_ACCESSIBLE(hcd)) { | |
1763 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1764 | return -ESHUTDOWN; | |
1765 | } | |
1766 | ||
1767 | /* delay the irqs */ | |
b0ba9720 | 1768 | temp = readl(&xhci->op_regs->command); |
9777e3ce | 1769 | temp &= ~CMD_EIE; |
204b7793 | 1770 | writel(temp, &xhci->op_regs->command); |
9777e3ce | 1771 | |
a85c0f8d MN |
1772 | /* bus specific resume for ports we suspended at bus_suspend */ |
1773 | if (hcd->speed >= HCD_USB3) | |
1774 | next_state = XDEV_U0; | |
1775 | else | |
1776 | next_state = XDEV_RESUME; | |
1777 | ||
518e848e SS |
1778 | port_index = max_ports; |
1779 | while (port_index--) { | |
e740b019 | 1780 | portsc = readl(ports[port_index]->addr); |
346e9973 MN |
1781 | |
1782 | /* warm reset CAS limited ports stuck in polling/compliance */ | |
1783 | if ((xhci->quirks & XHCI_MISSING_CAS) && | |
1784 | (hcd->speed >= HCD_USB3) && | |
fdcf74ff | 1785 | xhci_port_missing_cas_quirk(ports[port_index])) { |
346e9973 | 1786 | xhci_dbg(xhci, "reset stuck port %d\n", port_index); |
a85c0f8d | 1787 | clear_bit(port_index, &bus_state->bus_suspended); |
346e9973 MN |
1788 | continue; |
1789 | } | |
a85c0f8d MN |
1790 | /* resume if we suspended the link, and it is still suspended */ |
1791 | if (test_bit(port_index, &bus_state->bus_suspended)) | |
1792 | switch (portsc & PORT_PLS_MASK) { | |
1793 | case XDEV_U3: | |
1794 | portsc = xhci_port_state_to_neutral(portsc); | |
1795 | portsc &= ~PORT_PLS_MASK; | |
1796 | portsc |= PORT_LINK_STROBE | next_state; | |
1797 | break; | |
1798 | case XDEV_RESUME: | |
1799 | /* resume already initiated */ | |
1800 | break; | |
1801 | default: | |
1802 | /* not in a resumeable state, ignore it */ | |
1803 | clear_bit(port_index, | |
1804 | &bus_state->bus_suspended); | |
1805 | break; | |
9777e3ce | 1806 | } |
a85c0f8d MN |
1807 | /* disable wake for all ports, write new link state if needed */ |
1808 | portsc &= ~(PORT_RWC_BITS | PORT_CEC | PORT_WAKE_BITS); | |
e740b019 | 1809 | writel(portsc, ports[port_index]->addr); |
41485a90 MN |
1810 | } |
1811 | ||
a85c0f8d MN |
1812 | /* USB2 specific resume signaling delay and U0 link state transition */ |
1813 | if (hcd->speed < HCD_USB3) { | |
1814 | if (bus_state->bus_suspended) { | |
1815 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1816 | msleep(USB_RESUME_TIMEOUT); | |
1817 | spin_lock_irqsave(&xhci->lock, flags); | |
1818 | } | |
1819 | for_each_set_bit(port_index, &bus_state->bus_suspended, | |
1820 | BITS_PER_LONG) { | |
1821 | /* Clear PLC to poll it later for U0 transition */ | |
eaefcf24 | 1822 | xhci_test_and_clear_bit(xhci, ports[port_index], |
a85c0f8d | 1823 | PORT_PLC); |
6b7f40f7 | 1824 | xhci_set_link_state(xhci, ports[port_index], XDEV_U0); |
a85c0f8d | 1825 | } |
41485a90 MN |
1826 | } |
1827 | ||
a85c0f8d MN |
1828 | /* poll for U0 link state complete, both USB2 and USB3 */ |
1829 | for_each_set_bit(port_index, &bus_state->bus_suspended, BITS_PER_LONG) { | |
e740b019 | 1830 | sret = xhci_handshake(ports[port_index]->addr, PORT_PLC, |
41485a90 | 1831 | PORT_PLC, 10 * 1000); |
a85c0f8d | 1832 | if (sret) { |
41485a90 MN |
1833 | xhci_warn(xhci, "port %d resume PLC timeout\n", |
1834 | port_index); | |
a85c0f8d MN |
1835 | continue; |
1836 | } | |
eaefcf24 | 1837 | xhci_test_and_clear_bit(xhci, ports[port_index], PORT_PLC); |
41485a90 MN |
1838 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, port_index + 1); |
1839 | if (slot_id) | |
1840 | xhci_ring_device(xhci, slot_id); | |
1841 | } | |
b0ba9720 | 1842 | (void) readl(&xhci->op_regs->command); |
9777e3ce | 1843 | |
20b67cf5 | 1844 | bus_state->next_statechange = jiffies + msecs_to_jiffies(5); |
9777e3ce | 1845 | /* re-enable irqs */ |
b0ba9720 | 1846 | temp = readl(&xhci->op_regs->command); |
9777e3ce | 1847 | temp |= CMD_EIE; |
204b7793 | 1848 | writel(temp, &xhci->op_regs->command); |
b0ba9720 | 1849 | temp = readl(&xhci->op_regs->command); |
9777e3ce AX |
1850 | |
1851 | spin_unlock_irqrestore(&xhci->lock, flags); | |
1852 | return 0; | |
1853 | } | |
1854 | ||
8f9cc83c AS |
1855 | unsigned long xhci_get_resuming_ports(struct usb_hcd *hcd) |
1856 | { | |
f6187f42 | 1857 | struct xhci_hub *rhub = xhci_get_rhub(hcd); |
8f9cc83c AS |
1858 | |
1859 | /* USB3 port wakeups are reported via usb_wakeup_notification() */ | |
f6187f42 | 1860 | return rhub->bus_state.resuming_ports; /* USB2 ports only */ |
8f9cc83c AS |
1861 | } |
1862 | ||
436a3890 | 1863 | #endif /* CONFIG_PM */ |