]> git.ipfire.org Git - people/arne_f/kernel.git/blame - drivers/watchdog/max63xx_wdt.c
ARC: [plat-hsdk]: Switch ethernet phy-mode to rgmii-id
[people/arne_f/kernel.git] / drivers / watchdog / max63xx_wdt.c
CommitLineData
66aaa7a5
MZ
1/*
2 * drivers/char/watchdog/max63xx_wdt.c
3 *
4 * Driver for max63{69,70,71,72,73,74} watchdog timers
5 *
6 * Copyright (C) 2009 Marc Zyngier <maz@misterjones.org>
7 *
8 * This file is licensed under the terms of the GNU General Public
9 * License version 2. This program is licensed "as is" without any
10 * warranty of any kind, whether express or implied.
11 *
12 * This driver assumes the watchdog pins are memory mapped (as it is
13 * the case for the Arcom Zeus). Should it be connected over GPIOs or
14 * another interface, some abstraction will have to be introduced.
15 */
16
4c271bb6 17#include <linux/err.h>
66aaa7a5
MZ
18#include <linux/module.h>
19#include <linux/moduleparam.h>
20#include <linux/types.h>
21#include <linux/kernel.h>
66aaa7a5 22#include <linux/watchdog.h>
66aaa7a5
MZ
23#include <linux/bitops.h>
24#include <linux/platform_device.h>
25#include <linux/spinlock.h>
66aaa7a5 26#include <linux/io.h>
5a0e3ad6 27#include <linux/slab.h>
66aaa7a5
MZ
28
29#define DEFAULT_HEARTBEAT 60
30#define MAX_HEARTBEAT 60
31
a0f36833 32static unsigned int heartbeat = DEFAULT_HEARTBEAT;
86a1e189 33static bool nowayout = WATCHDOG_NOWAYOUT;
66aaa7a5
MZ
34
35/*
36 * Memory mapping: a single byte, 3 first lower bits to select bit 3
37 * to ping the watchdog.
38 */
39#define MAX6369_WDSET (7 << 0)
5f3b2756 40#define MAX6369_WDI (1 << 3)
66aaa7a5 41
b9be9660 42#define MAX6369_WDSET_DISABLED 3
66aaa7a5 43
66aaa7a5 44static int nodelay;
b9be9660
VD
45
46struct max63xx_wdt {
47 struct watchdog_device wdd;
48 const struct max63xx_timeout *timeout;
49
50 /* memory mapping */
51 void __iomem *base;
52 spinlock_t lock;
53
54 /* WDI and WSET bits write access routines */
55 void (*ping)(struct max63xx_wdt *wdt);
56 void (*set)(struct max63xx_wdt *wdt, u8 set);
57};
66aaa7a5
MZ
58
59/*
60 * The timeout values used are actually the absolute minimum the chip
61 * offers. Typical values on my board are slightly over twice as long
62 * (10s setting ends up with a 25s timeout), and can be up to 3 times
63 * the nominal setting (according to the datasheet). So please take
64 * these values with a grain of salt. Same goes for the initial delay
65 * "feature". Only max6373/74 have a few settings without this initial
66 * delay (selected with the "nodelay" parameter).
67 *
68 * I also decided to remove from the tables any timeout smaller than a
69 * second, as it looked completly overkill...
70 */
71
72/* Timeouts in second */
73struct max63xx_timeout {
b9be9660
VD
74 const u8 wdset;
75 const u8 tdelay;
76 const u8 twd;
66aaa7a5
MZ
77};
78
b9be9660 79static const struct max63xx_timeout max6369_table[] = {
66aaa7a5
MZ
80 { 5, 1, 1 },
81 { 6, 10, 10 },
82 { 7, 60, 60 },
83 { },
84};
85
b9be9660 86static const struct max63xx_timeout max6371_table[] = {
66aaa7a5
MZ
87 { 6, 60, 3 },
88 { 7, 60, 60 },
89 { },
90};
91
b9be9660 92static const struct max63xx_timeout max6373_table[] = {
66aaa7a5
MZ
93 { 2, 60, 1 },
94 { 5, 0, 1 },
95 { 1, 3, 3 },
96 { 7, 60, 10 },
97 { 6, 0, 10 },
98 { },
99};
100
66aaa7a5
MZ
101static struct max63xx_timeout *
102max63xx_select_timeout(struct max63xx_timeout *table, int value)
103{
104 while (table->twd) {
105 if (value <= table->twd) {
106 if (nodelay && table->tdelay == 0)
107 return table;
108
109 if (!nodelay)
110 return table;
111 }
112
113 table++;
114 }
115
116 return NULL;
117}
118
a0f36833 119static int max63xx_wdt_ping(struct watchdog_device *wdd)
66aaa7a5 120{
b9be9660 121 struct max63xx_wdt *wdt = watchdog_get_drvdata(wdd);
66aaa7a5 122
b9be9660 123 wdt->ping(wdt);
a0f36833 124 return 0;
66aaa7a5
MZ
125}
126
a0f36833 127static int max63xx_wdt_start(struct watchdog_device *wdd)
66aaa7a5 128{
b9be9660 129 struct max63xx_wdt *wdt = watchdog_get_drvdata(wdd);
66aaa7a5 130
b9be9660 131 wdt->set(wdt, wdt->timeout->wdset);
66aaa7a5
MZ
132
133 /* check for a edge triggered startup */
b9be9660
VD
134 if (wdt->timeout->tdelay == 0)
135 wdt->ping(wdt);
a0f36833 136 return 0;
66aaa7a5
MZ
137}
138
a0f36833 139static int max63xx_wdt_stop(struct watchdog_device *wdd)
66aaa7a5 140{
b9be9660 141 struct max63xx_wdt *wdt = watchdog_get_drvdata(wdd);
b1183e06 142
b9be9660 143 wdt->set(wdt, MAX6369_WDSET_DISABLED);
a0f36833 144 return 0;
66aaa7a5
MZ
145}
146
a0f36833
AL
147static const struct watchdog_ops max63xx_wdt_ops = {
148 .owner = THIS_MODULE,
149 .start = max63xx_wdt_start,
150 .stop = max63xx_wdt_stop,
151 .ping = max63xx_wdt_ping,
66aaa7a5
MZ
152};
153
b9be9660
VD
154static const struct watchdog_info max63xx_wdt_info = {
155 .options = WDIOF_KEEPALIVEPING | WDIOF_MAGICCLOSE,
156 .identity = "max63xx Watchdog",
66aaa7a5
MZ
157};
158
b9be9660
VD
159static void max63xx_mmap_ping(struct max63xx_wdt *wdt)
160{
161 u8 val;
162
163 spin_lock(&wdt->lock);
164
165 val = __raw_readb(wdt->base);
166
167 __raw_writeb(val | MAX6369_WDI, wdt->base);
168 __raw_writeb(val & ~MAX6369_WDI, wdt->base);
169
170 spin_unlock(&wdt->lock);
171}
172
173static void max63xx_mmap_set(struct max63xx_wdt *wdt, u8 set)
174{
175 u8 val;
176
177 spin_lock(&wdt->lock);
178
179 val = __raw_readb(wdt->base);
180 val &= ~MAX6369_WDSET;
181 val |= set & MAX6369_WDSET;
182 __raw_writeb(val, wdt->base);
183
184 spin_unlock(&wdt->lock);
185}
186
187static int max63xx_mmap_init(struct platform_device *p, struct max63xx_wdt *wdt)
188{
189 struct resource *mem = platform_get_resource(p, IORESOURCE_MEM, 0);
190
191 wdt->base = devm_ioremap_resource(&p->dev, mem);
192 if (IS_ERR(wdt->base))
193 return PTR_ERR(wdt->base);
194
195 spin_lock_init(&wdt->lock);
196
197 wdt->ping = max63xx_mmap_ping;
198 wdt->set = max63xx_mmap_set;
199 return 0;
200}
201
2d991a16 202static int max63xx_wdt_probe(struct platform_device *pdev)
66aaa7a5 203{
b9be9660 204 struct max63xx_wdt *wdt;
66aaa7a5 205 struct max63xx_timeout *table;
b9be9660
VD
206 int err;
207
208 wdt = devm_kzalloc(&pdev->dev, sizeof(*wdt), GFP_KERNEL);
209 if (!wdt)
210 return -ENOMEM;
66aaa7a5
MZ
211
212 table = (struct max63xx_timeout *)pdev->id_entry->driver_data;
213
214 if (heartbeat < 1 || heartbeat > MAX_HEARTBEAT)
215 heartbeat = DEFAULT_HEARTBEAT;
216
b9be9660
VD
217 wdt->timeout = max63xx_select_timeout(table, heartbeat);
218 if (!wdt->timeout) {
219 dev_err(&pdev->dev, "unable to satisfy %ds heartbeat request\n",
220 heartbeat);
66aaa7a5
MZ
221 return -EINVAL;
222 }
223
b9be9660
VD
224 err = max63xx_mmap_init(pdev, wdt);
225 if (err)
226 return err;
227
228 platform_set_drvdata(pdev, &wdt->wdd);
229 watchdog_set_drvdata(&wdt->wdd, wdt);
66aaa7a5 230
b9be9660
VD
231 wdt->wdd.parent = &pdev->dev;
232 wdt->wdd.timeout = wdt->timeout->twd;
233 wdt->wdd.info = &max63xx_wdt_info;
234 wdt->wdd.ops = &max63xx_wdt_ops;
66aaa7a5 235
b9be9660 236 watchdog_set_nowayout(&wdt->wdd, nowayout);
66aaa7a5 237
b9be9660
VD
238 err = watchdog_register_device(&wdt->wdd);
239 if (err)
240 return err;
66aaa7a5 241
b9be9660
VD
242 dev_info(&pdev->dev, "using %ds heartbeat with %ds initial delay\n",
243 wdt->timeout->twd, wdt->timeout->tdelay);
244 return 0;
66aaa7a5
MZ
245}
246
4b12b896 247static int max63xx_wdt_remove(struct platform_device *pdev)
66aaa7a5 248{
b9be9660
VD
249 struct watchdog_device *wdd = platform_get_drvdata(pdev);
250
251 watchdog_unregister_device(wdd);
66aaa7a5
MZ
252 return 0;
253}
254
8c7c72c9 255static const struct platform_device_id max63xx_id_table[] = {
66aaa7a5
MZ
256 { "max6369_wdt", (kernel_ulong_t)max6369_table, },
257 { "max6370_wdt", (kernel_ulong_t)max6369_table, },
258 { "max6371_wdt", (kernel_ulong_t)max6371_table, },
259 { "max6372_wdt", (kernel_ulong_t)max6371_table, },
260 { "max6373_wdt", (kernel_ulong_t)max6373_table, },
261 { "max6374_wdt", (kernel_ulong_t)max6373_table, },
262 { },
263};
264MODULE_DEVICE_TABLE(platform, max63xx_id_table);
265
266static struct platform_driver max63xx_wdt_driver = {
267 .probe = max63xx_wdt_probe,
82268714 268 .remove = max63xx_wdt_remove,
66aaa7a5
MZ
269 .id_table = max63xx_id_table,
270 .driver = {
271 .name = "max63xx_wdt",
66aaa7a5
MZ
272 },
273};
274
b8ec6118 275module_platform_driver(max63xx_wdt_driver);
66aaa7a5
MZ
276
277MODULE_AUTHOR("Marc Zyngier <maz@misterjones.org>");
278MODULE_DESCRIPTION("max63xx Watchdog Driver");
279
280module_param(heartbeat, int, 0);
281MODULE_PARM_DESC(heartbeat,
282 "Watchdog heartbeat period in seconds from 1 to "
283 __MODULE_STRING(MAX_HEARTBEAT) ", default "
284 __MODULE_STRING(DEFAULT_HEARTBEAT));
285
86a1e189 286module_param(nowayout, bool, 0);
66aaa7a5
MZ
287MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
288 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
289
290module_param(nodelay, int, 0);
291MODULE_PARM_DESC(nodelay,
292 "Force selection of a timeout setting without initial delay "
293 "(max6373/74 only, default=0)");
294
29efefb9 295MODULE_LICENSE("GPL v2");