]>
Commit | Line | Data |
---|---|---|
e16fe40c TS |
1 | /* |
2 | * QEMU/MIPS pseudo-board | |
3 | * | |
4 | * emulates a simple machine with ISA-like bus. | |
5 | * ISA IO space mapped to the 0x14000000 (PHYS) and | |
6 | * ISA memory at the 0x10000000 (PHYS, 16Mb in size). | |
7 | * All peripherial devices are attached to this "bus" with | |
8 | * the standard PC ISA addresses. | |
f48eefa2 | 9 | */ |
71e8a915 | 10 | |
c684822a | 11 | #include "qemu/osdep.h" |
be01029e | 12 | #include "qemu/units.h" |
da34e65c | 13 | #include "qapi/error.h" |
4771d756 PB |
14 | #include "qemu-common.h" |
15 | #include "cpu.h" | |
0d09e41a PB |
16 | #include "hw/mips/mips.h" |
17 | #include "hw/mips/cpudevs.h" | |
852c27e2 | 18 | #include "hw/intc/i8259.h" |
0d09e41a PB |
19 | #include "hw/char/serial.h" |
20 | #include "hw/isa/isa.h" | |
1422e32d | 21 | #include "net/net.h" |
489983d6 | 22 | #include "hw/net/ne2000-isa.h" |
9c17d615 | 23 | #include "sysemu/sysemu.h" |
83c9f4ca | 24 | #include "hw/boards.h" |
0d09e41a | 25 | #include "hw/block/flash.h" |
1de7afc9 | 26 | #include "qemu/log.h" |
0d09e41a | 27 | #include "hw/mips/bios.h" |
83c9f4ca | 28 | #include "hw/ide.h" |
d475fb12 | 29 | #include "hw/ide/internal.h" |
83c9f4ca | 30 | #include "hw/loader.h" |
ca20cf32 | 31 | #include "elf.h" |
bcdb9064 | 32 | #include "hw/rtc/mc146818rtc.h" |
47973a2d | 33 | #include "hw/input/i8042.h" |
0d09e41a | 34 | #include "hw/timer/i8254.h" |
022c62cb | 35 | #include "exec/address-spaces.h" |
c9dd6a9f | 36 | #include "sysemu/qtest.h" |
71e8a915 | 37 | #include "sysemu/reset.h" |
54d31236 | 38 | #include "sysemu/runstate.h" |
3ee3122c | 39 | #include "qemu/error-report.h" |
44cbbf18 | 40 | |
e4bcb14c TS |
41 | #define MAX_IDE_BUS 2 |
42 | ||
58126404 PB |
43 | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
44 | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; | |
45 | static const int ide_irq[2] = { 14, 15 }; | |
46 | ||
64d7e9a4 | 47 | static ISADevice *pit; /* PIT i8254 */ |
697584ab | 48 | |
1b66074b | 49 | /* i8254 PIT is attached to the IRQ0 at PIC i8259 */ |
6af0bf9c | 50 | |
7df526e3 TS |
51 | static struct _loaderparams { |
52 | int ram_size; | |
53 | const char *kernel_filename; | |
54 | const char *kernel_cmdline; | |
55 | const char *initrd_filename; | |
56 | } loaderparams; | |
57 | ||
f48eefa2 FB |
58 | static void mips_qemu_write(void *opaque, hwaddr addr, |
59 | uint64_t val, unsigned size) | |
6ae81775 | 60 | { |
f48eefa2 | 61 | if ((addr & 0xffff) == 0 && val == 42) { |
cf83f140 | 62 | qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET); |
f48eefa2 | 63 | } else if ((addr & 0xffff) == 4 && val == 42) { |
cf83f140 | 64 | qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN); |
f48eefa2 | 65 | } |
6ae81775 TS |
66 | } |
67 | ||
f48eefa2 FB |
68 | static uint64_t mips_qemu_read(void *opaque, hwaddr addr, |
69 | unsigned size) | |
6ae81775 TS |
70 | { |
71 | return 0; | |
72 | } | |
73 | ||
0ae16450 AK |
74 | static const MemoryRegionOps mips_qemu_ops = { |
75 | .read = mips_qemu_read, | |
76 | .write = mips_qemu_write, | |
77 | .endianness = DEVICE_NATIVE_ENDIAN, | |
6ae81775 TS |
78 | }; |
79 | ||
e16ad5b0 | 80 | typedef struct ResetData { |
fa156e51 | 81 | MIPSCPU *cpu; |
e16ad5b0 AJ |
82 | uint64_t vector; |
83 | } ResetData; | |
84 | ||
85 | static int64_t load_kernel(void) | |
6ae81775 | 86 | { |
27773d8e | 87 | const size_t params_size = 264; |
f3839fda LZ |
88 | int64_t entry, kernel_high, initrd_size; |
89 | long kernel_size; | |
c227f099 | 90 | ram_addr_t initrd_offset; |
e90e795e | 91 | uint32_t *params_buf; |
ca20cf32 | 92 | int big_endian; |
6ae81775 | 93 | |
ca20cf32 BS |
94 | #ifdef TARGET_WORDS_BIGENDIAN |
95 | big_endian = 1; | |
96 | #else | |
97 | big_endian = 0; | |
98 | #endif | |
4366e1db LM |
99 | kernel_size = load_elf(loaderparams.kernel_filename, NULL, |
100 | cpu_mips_kseg0_to_phys, NULL, | |
101 | (uint64_t *)&entry, NULL, | |
6cdda0ff | 102 | (uint64_t *)&kernel_high, NULL, big_endian, |
7ef295ea | 103 | EM_MIPS, 1, 0); |
c570fd16 | 104 | if (kernel_size >= 0) { |
f48eefa2 | 105 | if ((entry & ~0x7fffffffULL) == 0x80000000) { |
5dc4b744 | 106 | entry = (int32_t)entry; |
f48eefa2 | 107 | } |
c570fd16 | 108 | } else { |
bd6e1d81 | 109 | error_report("could not load kernel '%s': %s", |
3ee3122c AJ |
110 | loaderparams.kernel_filename, |
111 | load_elf_strerror(kernel_size)); | |
9042c0e2 | 112 | exit(1); |
6ae81775 TS |
113 | } |
114 | ||
115 | /* load initrd */ | |
116 | initrd_size = 0; | |
74287114 | 117 | initrd_offset = 0; |
7df526e3 | 118 | if (loaderparams.initrd_filename) { |
f48eefa2 | 119 | initrd_size = get_image_size(loaderparams.initrd_filename); |
74287114 | 120 | if (initrd_size > 0) { |
f48eefa2 FB |
121 | initrd_offset = (kernel_high + ~INITRD_PAGE_MASK) & |
122 | INITRD_PAGE_MASK; | |
74287114 | 123 | if (initrd_offset + initrd_size > ram_size) { |
bd6e1d81 AF |
124 | error_report("memory too small for initial ram disk '%s'", |
125 | loaderparams.initrd_filename); | |
74287114 TS |
126 | exit(1); |
127 | } | |
dcac9679 PB |
128 | initrd_size = load_image_targphys(loaderparams.initrd_filename, |
129 | initrd_offset, | |
130 | ram_size - initrd_offset); | |
74287114 | 131 | } |
6ae81775 | 132 | if (initrd_size == (target_ulong) -1) { |
bd6e1d81 AF |
133 | error_report("could not load initial ram disk '%s'", |
134 | loaderparams.initrd_filename); | |
6ae81775 TS |
135 | exit(1); |
136 | } | |
137 | } | |
138 | ||
139 | /* Store command line. */ | |
7267c094 | 140 | params_buf = g_malloc(params_size); |
e90e795e AJ |
141 | |
142 | params_buf[0] = tswap32(ram_size); | |
143 | params_buf[1] = tswap32(0x12345678); | |
144 | ||
6ae81775 | 145 | if (initrd_size > 0) { |
f48eefa2 FB |
146 | snprintf((char *)params_buf + 8, 256, |
147 | "rd_start=0x%" PRIx64 " rd_size=%" PRId64 " %s", | |
409dbce5 | 148 | cpu_mips_phys_to_kseg0(NULL, initrd_offset), |
e90e795e | 149 | initrd_size, loaderparams.kernel_cmdline); |
d7585251 | 150 | } else { |
f48eefa2 FB |
151 | snprintf((char *)params_buf + 8, 256, |
152 | "%s", loaderparams.kernel_cmdline); | |
6ae81775 TS |
153 | } |
154 | ||
e90e795e | 155 | rom_add_blob_fixed("params", params_buf, params_size, |
be01029e | 156 | 16 * MiB - params_size); |
e90e795e | 157 | |
3ad9fd5a | 158 | g_free(params_buf); |
e16ad5b0 | 159 | return entry; |
6ae81775 TS |
160 | } |
161 | ||
162 | static void main_cpu_reset(void *opaque) | |
163 | { | |
e16ad5b0 | 164 | ResetData *s = (ResetData *)opaque; |
fa156e51 | 165 | CPUMIPSState *env = &s->cpu->env; |
6ae81775 | 166 | |
fa156e51 | 167 | cpu_reset(CPU(s->cpu)); |
e16ad5b0 | 168 | env->active_tc.PC = s->vector; |
6ae81775 | 169 | } |
66a93e0f | 170 | |
be01029e | 171 | static const int sector_len = 32 * KiB; |
70705261 | 172 | static |
3ef96221 | 173 | void mips_r4k_init(MachineState *machine) |
6af0bf9c | 174 | { |
3ef96221 MA |
175 | const char *kernel_filename = machine->kernel_filename; |
176 | const char *kernel_cmdline = machine->kernel_cmdline; | |
177 | const char *initrd_filename = machine->initrd_filename; | |
5cea8590 | 178 | char *filename; |
0ae16450 | 179 | MemoryRegion *address_space_mem = get_system_memory(); |
cfe5f011 | 180 | MemoryRegion *bios; |
0ae16450 | 181 | MemoryRegion *iomem = g_new(MemoryRegion, 1); |
0c10962a HP |
182 | MemoryRegion *isa_io = g_new(MemoryRegion, 1); |
183 | MemoryRegion *isa_mem = g_new(MemoryRegion, 1); | |
f7bcd4e3 | 184 | int bios_size; |
9ac67e21 | 185 | MIPSCPU *cpu; |
61c56c8c | 186 | CPUMIPSState *env; |
e16ad5b0 | 187 | ResetData *reset_info; |
58126404 | 188 | int i; |
d537cf6c | 189 | qemu_irq *i8259; |
48a18b3c | 190 | ISABus *isa_bus; |
f455e98c | 191 | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
751c6a17 | 192 | DriveInfo *dinfo; |
3d08ff69 | 193 | int be; |
c68ea704 | 194 | |
33d68b5f | 195 | /* init CPUs */ |
5daab28e | 196 | cpu = MIPS_CPU(cpu_create(machine->cpu_type)); |
9ac67e21 AF |
197 | env = &cpu->env; |
198 | ||
7267c094 | 199 | reset_info = g_malloc0(sizeof(ResetData)); |
fa156e51 | 200 | reset_info->cpu = cpu; |
e16ad5b0 AJ |
201 | reset_info->vector = env->active_tc.PC; |
202 | qemu_register_reset(main_cpu_reset, reset_info); | |
c68ea704 | 203 | |
6af0bf9c | 204 | /* allocate RAM */ |
ec88838c | 205 | if (machine->ram_size > 256 * MiB) { |
be01029e PMD |
206 | error_report("Too much memory for this machine: %" PRId64 "MB," |
207 | " maximum 256MB", ram_size / MiB); | |
0ccff151 AJ |
208 | exit(1); |
209 | } | |
ec88838c | 210 | memory_region_add_subregion(address_space_mem, 0, machine->ram); |
66a93e0f | 211 | |
f48eefa2 FB |
212 | memory_region_init_io(iomem, NULL, &mips_qemu_ops, |
213 | NULL, "mips-qemu", 0x10000); | |
214 | ||
0ae16450 | 215 | memory_region_add_subregion(address_space_mem, 0x1fbf0000, iomem); |
6ae81775 | 216 | |
f48eefa2 FB |
217 | /* |
218 | * Try to load a BIOS image. If this fails, we continue regardless, | |
219 | * but initialize the hardware ourselves. When a kernel gets | |
220 | * preloaded we also initialize the hardware, since the BIOS wasn't | |
221 | * run. | |
222 | */ | |
223 | ||
224 | if (bios_name == NULL) { | |
1192dad8 | 225 | bios_name = BIOS_FILENAME; |
f48eefa2 | 226 | } |
5cea8590 PB |
227 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
228 | if (filename) { | |
229 | bios_size = get_image_size(filename); | |
230 | } else { | |
231 | bios_size = -1; | |
232 | } | |
3d08ff69 BS |
233 | #ifdef TARGET_WORDS_BIGENDIAN |
234 | be = 1; | |
235 | #else | |
236 | be = 0; | |
237 | #endif | |
f48eefa2 | 238 | dinfo = drive_get(IF_PFLASH, 0, 0); |
2909b29a | 239 | if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
cfe5f011 | 240 | bios = g_new(MemoryRegion, 1); |
3fab7f23 | 241 | memory_region_init_rom(bios, NULL, "mips_r4k.bios", BIOS_SIZE, |
f8ed85ac | 242 | &error_fatal); |
cfe5f011 | 243 | memory_region_add_subregion(get_system_memory(), 0x1fc00000, bios); |
01e0451a | 244 | |
5cea8590 | 245 | load_image_targphys(filename, 0x1fc00000, BIOS_SIZE); |
f48eefa2 | 246 | } else if (dinfo != NULL) { |
b305b5ba | 247 | uint32_t mips_rom = 0x00400000; |
940d5b13 | 248 | if (!pflash_cfi01_register(0x1fc00000, "mips_r4k.bios", mips_rom, |
4be74634 | 249 | blk_by_legacy_dinfo(dinfo), |
ce14710f | 250 | sector_len, 4, 0, 0, 0, 0, be)) { |
b305b5ba | 251 | fprintf(stderr, "qemu: Error registering flash memory.\n"); |
7d37435b | 252 | } |
c9dd6a9f | 253 | } else if (!qtest_enabled()) { |
8297be80 | 254 | /* not fatal */ |
b62e39b4 | 255 | warn_report("could not load MIPS bios '%s'", bios_name); |
5cea8590 | 256 | } |
ef1e1e07 | 257 | g_free(filename); |
66a93e0f | 258 | |
66a93e0f | 259 | if (kernel_filename) { |
ec88838c | 260 | loaderparams.ram_size = machine->ram_size; |
7df526e3 TS |
261 | loaderparams.kernel_filename = kernel_filename; |
262 | loaderparams.kernel_cmdline = kernel_cmdline; | |
263 | loaderparams.initrd_filename = initrd_filename; | |
e16ad5b0 | 264 | reset_info->vector = load_kernel(); |
6af0bf9c | 265 | } |
6af0bf9c | 266 | |
e16fe40c | 267 | /* Init CPU internal devices */ |
5a975d43 PB |
268 | cpu_mips_irq_init_cpu(cpu); |
269 | cpu_mips_clock_init(cpu); | |
6af0bf9c | 270 | |
0c10962a HP |
271 | /* ISA bus: IO space at 0x14000000, mem space at 0x10000000 */ |
272 | memory_region_init_alias(isa_io, NULL, "isa-io", | |
273 | get_system_io(), 0, 0x00010000); | |
274 | memory_region_init(isa_mem, NULL, "isa-mem", 0x01000000); | |
275 | memory_region_add_subregion(get_system_memory(), 0x14000000, isa_io); | |
276 | memory_region_add_subregion(get_system_memory(), 0x10000000, isa_mem); | |
d10e5432 | 277 | isa_bus = isa_bus_new(NULL, isa_mem, get_system_io(), &error_abort); |
0c10962a | 278 | |
d537cf6c | 279 | /* The PIC is attached to the MIPS CPU INT0 pin */ |
48a18b3c HP |
280 | i8259 = i8259_init(isa_bus, env->irq[2]); |
281 | isa_bus_irqs(isa_bus, i8259); | |
d537cf6c | 282 | |
6c646a11 | 283 | mc146818_rtc_init(isa_bus, 2000, NULL); |
afdfa781 | 284 | |
acf695ec | 285 | pit = i8254_pit_init(isa_bus, 0x40, 0, NULL); |
afdfa781 | 286 | |
def337ff | 287 | serial_hds_isa_init(isa_bus, 0, MAX_ISA_SERIAL_PORTS); |
eddbd288 | 288 | |
f642dfce | 289 | isa_vga_init(isa_bus); |
9827e95c | 290 | |
f48eefa2 | 291 | if (nd_table[0].used) { |
48a18b3c | 292 | isa_ne2000_init(isa_bus, 0x300, 9, &nd_table[0]); |
f48eefa2 | 293 | } |
58126404 | 294 | |
d8f94e1b | 295 | ide_drive_get(hd, ARRAY_SIZE(hd)); |
f48eefa2 | 296 | for (i = 0; i < MAX_IDE_BUS; i++) |
48a18b3c | 297 | isa_ide_init(isa_bus, ide_iobase[i], ide_iobase2[i], ide_irq[i], |
e4bcb14c | 298 | hd[MAX_IDE_DEVS * i], |
7d37435b | 299 | hd[MAX_IDE_DEVS * i + 1]); |
70705261 | 300 | |
47973a2d | 301 | isa_create_simple(isa_bus, TYPE_I8042); |
6af0bf9c FB |
302 | } |
303 | ||
e264d29d | 304 | static void mips_machine_init(MachineClass *mc) |
f80f9ec9 | 305 | { |
d32dc614 | 306 | mc->deprecation_reason = "use malta machine type instead"; |
e264d29d EH |
307 | mc->desc = "mips r4k platform"; |
308 | mc->init = mips_r4k_init; | |
2059839b | 309 | mc->block_default_type = IF_IDE; |
5daab28e IM |
310 | #ifdef TARGET_MIPS64 |
311 | mc->default_cpu_type = MIPS_CPU_TYPE_NAME("R4000"); | |
312 | #else | |
313 | mc->default_cpu_type = MIPS_CPU_TYPE_NAME("24Kf"); | |
314 | #endif | |
ec88838c | 315 | mc->default_ram_id = "mips_r4k.ram"; |
f80f9ec9 AL |
316 | } |
317 | ||
e264d29d | 318 | DEFINE_MACHINE("mips", mips_machine_init) |