]> git.ipfire.org Git - thirdparty/qemu.git/blame - hw/mips_mipssim.c
Fix spelling in documentation and comments (similiar -> similar)
[thirdparty/qemu.git] / hw / mips_mipssim.c
CommitLineData
f0fc6f8f
TS
1/*
2 * QEMU/mipssim emulation
3 *
b5e4946f 4 * Emulates a very simple machine model similar to the one used by the
f0fc6f8f 5 * proprietary MIPS emulator.
a79ee211
TS
6 *
7 * Copyright (c) 2007 Thiemo Seufer
8 *
9 * Permission is hereby granted, free of charge, to any person obtaining a copy
10 * of this software and associated documentation files (the "Software"), to deal
11 * in the Software without restriction, including without limitation the rights
12 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
13 * copies of the Software, and to permit persons to whom the Software is
14 * furnished to do so, subject to the following conditions:
15 *
16 * The above copyright notice and this permission notice shall be included in
17 * all copies or substantial portions of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
24 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
25 * THE SOFTWARE.
f0fc6f8f 26 */
87ecb68b
PB
27#include "hw.h"
28#include "mips.h"
b970ea8f 29#include "mips_cpudevs.h"
87ecb68b
PB
30#include "pc.h"
31#include "isa.h"
32#include "net.h"
33#include "sysemu.h"
34#include "boards.h"
bba831e8 35#include "mips-bios.h"
ca20cf32
BS
36#include "loader.h"
37#include "elf.h"
d118d64a
HP
38#include "sysbus.h"
39#include "exec-memory.h"
f0fc6f8f 40
7df526e3
TS
41static struct _loaderparams {
42 int ram_size;
43 const char *kernel_filename;
44 const char *kernel_cmdline;
45 const char *initrd_filename;
46} loaderparams;
47
e16ad5b0
AJ
48typedef struct ResetData {
49 CPUState *env;
50 uint64_t vector;
51} ResetData;
52
53static int64_t load_kernel(void)
f0fc6f8f 54{
409dbce5 55 int64_t entry, kernel_high;
f0fc6f8f
TS
56 long kernel_size;
57 long initrd_size;
c227f099 58 ram_addr_t initrd_offset;
ca20cf32
BS
59 int big_endian;
60
61#ifdef TARGET_WORDS_BIGENDIAN
62 big_endian = 1;
63#else
64 big_endian = 0;
65#endif
f0fc6f8f 66
409dbce5
AJ
67 kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
68 NULL, (uint64_t *)&entry, NULL,
69 (uint64_t *)&kernel_high, big_endian,
70 ELF_MACHINE, 1);
f0fc6f8f
TS
71 if (kernel_size >= 0) {
72 if ((entry & ~0x7fffffffULL) == 0x80000000)
73 entry = (int32_t)entry;
f0fc6f8f
TS
74 } else {
75 fprintf(stderr, "qemu: could not load kernel '%s'\n",
7df526e3 76 loaderparams.kernel_filename);
f0fc6f8f
TS
77 exit(1);
78 }
79
80 /* load initrd */
81 initrd_size = 0;
82 initrd_offset = 0;
7df526e3
TS
83 if (loaderparams.initrd_filename) {
84 initrd_size = get_image_size (loaderparams.initrd_filename);
f0fc6f8f
TS
85 if (initrd_size > 0) {
86 initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
7df526e3 87 if (initrd_offset + initrd_size > loaderparams.ram_size) {
f0fc6f8f
TS
88 fprintf(stderr,
89 "qemu: memory too small for initial ram disk '%s'\n",
7df526e3 90 loaderparams.initrd_filename);
f0fc6f8f
TS
91 exit(1);
92 }
dcac9679
PB
93 initrd_size = load_image_targphys(loaderparams.initrd_filename,
94 initrd_offset, loaderparams.ram_size - initrd_offset);
f0fc6f8f
TS
95 }
96 if (initrd_size == (target_ulong) -1) {
97 fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
7df526e3 98 loaderparams.initrd_filename);
f0fc6f8f
TS
99 exit(1);
100 }
101 }
e16ad5b0 102 return entry;
f0fc6f8f
TS
103}
104
105static void main_cpu_reset(void *opaque)
106{
e16ad5b0
AJ
107 ResetData *s = (ResetData *)opaque;
108 CPUState *env = s->env;
f0fc6f8f 109
e16ad5b0 110 cpu_reset(env);
aecf1376
NF
111 env->active_tc.PC = s->vector & ~(target_ulong)1;
112 if (s->vector & 1) {
113 env->hflags |= MIPS_HFLAG_M16;
114 }
f0fc6f8f
TS
115}
116
d118d64a
HP
117static void mipsnet_init(int base, qemu_irq irq, NICInfo *nd)
118{
119 DeviceState *dev;
120 SysBusDevice *s;
121
122 dev = qdev_create(NULL, "mipsnet");
123 qdev_set_nic_properties(dev, nd);
124 qdev_init_nofail(dev);
125
126 s = sysbus_from_qdev(dev);
127 sysbus_connect_irq(s, 0, irq);
128 memory_region_add_subregion(get_system_io(),
129 base,
130 sysbus_mmio_get_region(s, 0));
131}
132
f0fc6f8f 133static void
c227f099 134mips_mipssim_init (ram_addr_t ram_size,
3023f332 135 const char *boot_device,
f0fc6f8f
TS
136 const char *kernel_filename, const char *kernel_cmdline,
137 const char *initrd_filename, const char *cpu_model)
138{
5cea8590 139 char *filename;
23ebf23d
AK
140 MemoryRegion *address_space_mem = get_system_memory();
141 MemoryRegion *ram = g_new(MemoryRegion, 1);
142 MemoryRegion *bios = g_new(MemoryRegion, 1);
f0fc6f8f 143 CPUState *env;
e16ad5b0 144 ResetData *reset_info;
b5334159 145 int bios_size;
f0fc6f8f
TS
146
147 /* Init CPUs. */
148 if (cpu_model == NULL) {
149#ifdef TARGET_MIPS64
150 cpu_model = "5Kf";
151#else
152 cpu_model = "24Kf";
153#endif
154 }
aaed909a
FB
155 env = cpu_init(cpu_model);
156 if (!env) {
157 fprintf(stderr, "Unable to find CPU definition\n");
158 exit(1);
159 }
7267c094 160 reset_info = g_malloc0(sizeof(ResetData));
e16ad5b0
AJ
161 reset_info->env = env;
162 reset_info->vector = env->active_tc.PC;
163 qemu_register_reset(main_cpu_reset, reset_info);
f0fc6f8f
TS
164
165 /* Allocate RAM. */
23ebf23d
AK
166 memory_region_init_ram(ram, NULL, "mips_mipssim.ram", ram_size);
167 memory_region_init_ram(bios, NULL, "mips_mipssim.bios", BIOS_SIZE);
168 memory_region_set_readonly(bios, true);
f0fc6f8f 169
23ebf23d 170 memory_region_add_subregion(address_space_mem, 0, ram);
dcac9679
PB
171
172 /* Map the BIOS / boot exception handler. */
23ebf23d 173 memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
f0fc6f8f
TS
174 /* Load a BIOS / boot exception handler image. */
175 if (bios_name == NULL)
176 bios_name = BIOS_FILENAME;
5cea8590
PB
177 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
178 if (filename) {
179 bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
7267c094 180 g_free(filename);
5cea8590
PB
181 } else {
182 bios_size = -1;
183 }
b5334159 184 if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) {
f0fc6f8f
TS
185 /* Bail out if we have neither a kernel image nor boot vector code. */
186 fprintf(stderr,
187 "qemu: Could not load MIPS bios '%s', and no -kernel argument was specified\n",
5cea8590 188 filename);
f0fc6f8f
TS
189 exit(1);
190 } else {
b5334159 191 /* We have a boot vector start address. */
b5dc7732 192 env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
f0fc6f8f
TS
193 }
194
195 if (kernel_filename) {
7df526e3
TS
196 loaderparams.ram_size = ram_size;
197 loaderparams.kernel_filename = kernel_filename;
198 loaderparams.kernel_cmdline = kernel_cmdline;
199 loaderparams.initrd_filename = initrd_filename;
e16ad5b0 200 reset_info->vector = load_kernel();
f0fc6f8f
TS
201 }
202
203 /* Init CPU internal devices. */
204 cpu_mips_irq_init_cpu(env);
205 cpu_mips_clock_init(env);
f0fc6f8f
TS
206
207 /* Register 64 KB of ISA IO space at 0x1fd00000. */
968d683c 208 isa_mmio_init(0x1fd00000, 0x00010000);
f0fc6f8f
TS
209
210 /* A single 16450 sits at offset 0x3f8. It is attached to
211 MIPS CPU INT2, which is interrupt 4. */
212 if (serial_hds[0])
b6cd0ea1 213 serial_init(0x3f8, env->irq[4], 115200, serial_hds[0]);
f0fc6f8f 214
0ae18cee
AL
215 if (nd_table[0].vlan)
216 /* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
217 mipsnet_init(0x4200, env->irq[2], &nd_table[0]);
f0fc6f8f
TS
218}
219
f80f9ec9 220static QEMUMachine mips_mipssim_machine = {
eec2743e
TS
221 .name = "mipssim",
222 .desc = "MIPS MIPSsim platform",
223 .init = mips_mipssim_init,
f0fc6f8f 224};
f80f9ec9
AL
225
226static void mips_mipssim_machine_init(void)
227{
228 qemu_register_machine(&mips_mipssim_machine);
229}
230
231machine_init(mips_mipssim_machine_init);