]> git.ipfire.org Git - thirdparty/qemu.git/blame - hw/pc.h
Rename target_phys_addr_t to hwaddr
[thirdparty/qemu.git] / hw / pc.h
CommitLineData
87ecb68b
PB
1#ifndef HW_PC_H
2#define HW_PC_H
376253ec
AL
3
4#include "qemu-common.h"
00cb2a99 5#include "memory.h"
35bed8ee 6#include "ioport.h"
845773ab
IY
7#include "isa.h"
8#include "fdc.h"
cd1b8a8b 9#include "net.h"
4aa63af1 10#include "memory.h"
b881fbe9 11#include "ioapic.h"
376253ec 12
87ecb68b
PB
13/* PC-style peripherals (also used by other machines). */
14
87ecb68b 15/* parallel.c */
48a18b3c 16static inline bool parallel_init(ISABus *bus, int index, CharDriverState *chr)
defdb20e
BS
17{
18 ISADevice *dev;
19
48a18b3c 20 dev = isa_try_create(bus, "isa-parallel");
73531538
BS
21 if (!dev) {
22 return false;
23 }
defdb20e
BS
24 qdev_prop_set_uint32(&dev->qdev, "index", index);
25 qdev_prop_set_chr(&dev->qdev, "chardev", chr);
26 if (qdev_init(&dev->qdev) < 0) {
27 return false;
28 }
29 return true;
30}
31
63858cd9 32bool parallel_mm_init(MemoryRegion *address_space,
a8170e5e 33 hwaddr base, int it_shift, qemu_irq irq,
defdb20e 34 CharDriverState *chr);
87ecb68b
PB
35
36/* i8259.c */
37
9aa78c42 38extern DeviceState *isa_pic;
48a18b3c 39qemu_irq *i8259_init(ISABus *bus, qemu_irq parent_irq);
10b61882 40qemu_irq *kvm_i8259_init(ISABus *bus);
9aa78c42
JK
41int pic_read_irq(DeviceState *d);
42int pic_get_output(DeviceState *d);
376253ec
AL
43void pic_info(Monitor *mon);
44void irq_info(Monitor *mon);
87ecb68b 45
b881fbe9 46/* Global System Interrupts */
96051119 47
b881fbe9 48#define GSI_NUM_PINS IOAPIC_NUM_PINS
845773ab 49
b881fbe9 50typedef struct GSIState {
43a0db35 51 qemu_irq i8259_irq[ISA_NUM_IRQS];
b881fbe9
JK
52 qemu_irq ioapic_irq[IOAPIC_NUM_PINS];
53} GSIState;
54
55void gsi_handler(void *opaque, int n, int level);
845773ab 56
87ecb68b 57/* vmport.c */
48a18b3c 58static inline void vmport_init(ISABus *bus)
6872ef61 59{
48a18b3c 60 isa_create_simple(bus, "vmport");
6872ef61 61}
87ecb68b 62void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque);
86d86414
BS
63void vmmouse_get_data(uint32_t *data);
64void vmmouse_set_data(const uint32_t *data);
87ecb68b 65
87ecb68b
PB
66/* pckbd.c */
67
68void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base);
69void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
dbff76ac 70 MemoryRegion *region, ram_addr_t size,
a8170e5e 71 hwaddr mask);
956a3e6b
BS
72void i8042_isa_mouse_fake_event(void *opaque);
73void i8042_setup_a20_line(ISADevice *dev, qemu_irq *a20_out);
87ecb68b 74
87ecb68b
PB
75/* pc.c */
76extern int fd_bootchk;
77
8e78eb28 78void pc_register_ferr_irq(qemu_irq irq);
845773ab
IY
79void pc_acpi_smi_interrupt(void *opaque, int irq, int level);
80
81void pc_cpus_init(const char *cpu_model);
459ae5ea 82void *pc_memory_init(MemoryRegion *system_memory,
4aa63af1 83 const char *kernel_filename,
845773ab
IY
84 const char *kernel_cmdline,
85 const char *initrd_filename,
e0e7e67b 86 ram_addr_t below_4g_mem_size,
ae0a5466 87 ram_addr_t above_4g_mem_size,
4463aee6 88 MemoryRegion *rom_memory,
ae0a5466 89 MemoryRegion **ram_memory);
845773ab 90qemu_irq *pc_allocate_cpu_irq(void);
48a18b3c
HP
91DeviceState *pc_vga_init(ISABus *isa_bus, PCIBus *pci_bus);
92void pc_basic_device_init(ISABus *isa_bus, qemu_irq *gsi,
1611977c 93 ISADevice **rtc_state,
34d4260e 94 ISADevice **floppy,
1611977c 95 bool no_vmport);
48a18b3c 96void pc_init_ne2k_isa(ISABus *bus, NICInfo *nd);
845773ab 97void pc_cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size,
c0897e0c 98 const char *boot_device,
34d4260e 99 ISADevice *floppy, BusState *ide0, BusState *ide1,
63ffb564 100 ISADevice *s);
845773ab 101void pc_pci_device_init(PCIBus *pci_bus);
8e78eb28 102
f885f1ea
IY
103typedef void (*cpu_set_smm_t)(int smm, void *arg);
104void cpu_smm_register(cpu_set_smm_t callback, void *arg);
105
87ecb68b
PB
106/* acpi.c */
107extern int acpi_enabled;
80deece2
BS
108extern char *acpi_tables;
109extern size_t acpi_tables_len;
110
9d5e77a2
IY
111void acpi_bios_init(void);
112int acpi_table_add(const char *table_desc);
113
114/* acpi_piix.c */
53b67b30 115
cf7a2fe2 116i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
da98c8eb 117 qemu_irq sci_irq, qemu_irq smi_irq,
459ae5ea 118 int kvm_enabled, void *fw_cfg);
87ecb68b 119void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
87ecb68b 120
16b29ae1
AL
121/* hpet.c */
122extern int no_hpet;
123
87ecb68b 124/* piix_pci.c */
0a3bacf3
JQ
125struct PCII440FXState;
126typedef struct PCII440FXState PCII440FXState;
127
1e39101c 128PCIBus *i440fx_init(PCII440FXState **pi440fx_state, int *piix_devfn,
60573079 129 ISABus **isa_bus, qemu_irq *pic,
aee97b84
AK
130 MemoryRegion *address_space_mem,
131 MemoryRegion *address_space_io,
ae0a5466 132 ram_addr_t ram_size,
a8170e5e
AK
133 hwaddr pci_hole_start,
134 hwaddr pci_hole_size,
135 hwaddr pci_hole64_start,
136 hwaddr pci_hole64_size,
ae0a5466
AK
137 MemoryRegion *pci_memory,
138 MemoryRegion *ram_memory);
87ecb68b 139
823e675a 140/* piix4.c */
b1d8e52e 141extern PCIDevice *piix4_dev;
142e9787 142int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn);
87ecb68b
PB
143
144/* vga.c */
cb5a7aa8 145enum vga_retrace_method {
146 VGA_RETRACE_DUMB,
147 VGA_RETRACE_PRECISE
148};
149
150extern enum vga_retrace_method vga_retrace_method;
87ecb68b 151
a8170e5e
AK
152int isa_vga_mm_init(hwaddr vram_base,
153 hwaddr ctrl_base, int it_shift,
be20f9e9 154 MemoryRegion *address_space);
87ecb68b 155
87ecb68b 156/* ne2000.c */
48a18b3c 157static inline bool isa_ne2000_init(ISABus *bus, int base, int irq, NICInfo *nd)
60a14ad3
BS
158{
159 ISADevice *dev;
87ecb68b 160
60a14ad3
BS
161 qemu_check_nic_model(nd, "ne2k_isa");
162
48a18b3c 163 dev = isa_try_create(bus, "ne2k_isa");
cd1b8a8b
BS
164 if (!dev) {
165 return false;
166 }
60a14ad3
BS
167 qdev_prop_set_uint32(&dev->qdev, "iobase", base);
168 qdev_prop_set_uint32(&dev->qdev, "irq", irq);
169 qdev_set_nic_properties(&dev->qdev, nd);
170 qdev_init_nofail(&dev->qdev);
cd1b8a8b 171 return true;
60a14ad3 172}
87ecb68b 173
cbc5b5f3
JJ
174/* pc_sysfw.c */
175void pc_system_firmware_init(MemoryRegion *rom_memory);
176
4c5b10b7
JS
177/* e820 types */
178#define E820_RAM 1
179#define E820_RESERVED 2
180#define E820_ACPI 3
181#define E820_NVS 4
182#define E820_UNUSABLE 5
183
184int e820_add_entry(uint64_t, uint64_t, uint32_t);
185
87ecb68b 186#endif