]> git.ipfire.org Git - thirdparty/u-boot.git/blame - include/altera.h
remoteproc: Allow for individual remoteproc initialization
[thirdparty/u-boot.git] / include / altera.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
c609719b
WD
2/*
3 * (C) Copyright 2002
4 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
c609719b
WD
5 */
6
7#include <fpga.h>
8
9#ifndef _ALTERA_H_
10#define _ALTERA_H_
11
ff9c4c53
SR
12/*
13 * For the StratixV FPGA programming via SPI, the following
14 * information is coded in the 32bit cookie:
15 * Bit 31 ... Bit 0
16 * SPI-Bus | SPI-Dev | Config-Pin | Done-Pin
17 */
18#define FPGA_COOKIE(bus, dev, config, done) \
19 (((bus) << 24) | ((dev) << 16) | ((config) << 8) | (done))
20#define COOKIE2SPI_BUS(c) (((c) >> 24) & 0xff)
21#define COOKIE2SPI_DEV(c) (((c) >> 16) & 0xff)
22#define COOKIE2CONFIG(c) (((c) >> 8) & 0xff)
23#define COOKIE2DONE(c) ((c) & 0xff)
24
d44ef7ff
MV
25enum altera_iface {
26 /* insert all new types after this */
27 min_altera_iface_type,
28 /* serial data and external clock */
29 passive_serial,
30 /* parallel data */
31 passive_parallel_synchronous,
32 /* parallel data */
33 passive_parallel_asynchronous,
34 /* serial data w/ internal clock (not used) */
35 passive_serial_asynchronous,
36 /* jtag/tap serial (not used ) */
37 altera_jtag_mode,
38 /* fast passive parallel (FPP) */
39 fast_passive_parallel,
40 /* fast passive parallel with security (FPPS) */
41 fast_passive_parallel_security,
42 /* insert all new types before this */
43 max_altera_iface_type,
44};
45
46enum altera_family {
47 /* insert all new types after this */
48 min_altera_type,
49 /* ACEX1K Family */
50 Altera_ACEX1K,
51 /* CYCLONII Family */
52 Altera_CYC2,
53 /* StratixII Family */
54 Altera_StratixII,
ff9c4c53
SR
55 /* StratixV Family */
56 Altera_StratixV,
230fe9b2
PM
57 /* SoCFPGA Family */
58 Altera_SoCFPGA,
d44ef7ff
MV
59
60 /* Add new models here */
61
62 /* insert all new types before this */
63 max_altera_type,
64};
65
66typedef struct {
67 /* part type */
68 enum altera_family family;
69 /* interface type */
70 enum altera_iface iface;
71 /* bytes of data part can accept */
72 size_t size;
73 /* interface function table */
74 void *iface_fns;
75 /* base interface address */
76 void *base;
77 /* implementation specific cookie */
78 int cookie;
79} Altera_desc;
c609719b 80
5da627a4
WD
81/* Generic Altera Functions
82 *********************************************************************/
e6a857da
WD
83extern int altera_load(Altera_desc *desc, const void *image, size_t size);
84extern int altera_dump(Altera_desc *desc, const void *buf, size_t bsize);
85extern int altera_info(Altera_desc *desc);
5da627a4
WD
86
87/* Board specific implementation specific function types
88 *********************************************************************/
89typedef int (*Altera_pre_fn)( int cookie );
90typedef int (*Altera_config_fn)( int assert_config, int flush, int cookie );
91typedef int (*Altera_status_fn)( int cookie );
92typedef int (*Altera_done_fn)( int cookie );
93typedef int (*Altera_clk_fn)( int assert_clk, int flush, int cookie );
94typedef int (*Altera_data_fn)( int assert_data, int flush, int cookie );
e6a857da 95typedef int(*Altera_write_fn)(const void *buf, size_t len, int flush, int cookie);
5da627a4
WD
96typedef int (*Altera_abort_fn)( int cookie );
97typedef int (*Altera_post_fn)( int cookie );
c609719b 98
3c735e74 99typedef struct {
100 Altera_pre_fn pre;
101 Altera_config_fn config;
102 Altera_status_fn status;
103 Altera_done_fn done;
104 Altera_clk_fn clk;
105 Altera_data_fn data;
ff9c4c53 106 Altera_write_fn write;
3c735e74 107 Altera_abort_fn abort;
108 Altera_post_fn post;
109} altera_board_specific_func;
110
230fe9b2
PM
111#ifdef CONFIG_FPGA_SOCFPGA
112int socfpga_load(Altera_desc *desc, const void *rbf_data, size_t rbf_size);
113#endif
114
ff9c4c53
SR
115#ifdef CONFIG_FPGA_STRATIX_V
116int stratixv_load(Altera_desc *desc, const void *rbf_data, size_t rbf_size);
117#endif
118
5da627a4 119#endif /* _ALTERA_H_ */