]>
Commit | Line | Data |
---|---|---|
caab277b | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
8a4da6e3 MR |
2 | /* |
3 | * Copyright (C) 2012 ARM Ltd. | |
8a4da6e3 MR |
4 | */ |
5 | #ifndef __CLKSOURCE_ARM_ARCH_TIMER_H | |
6 | #define __CLKSOURCE_ARM_ARCH_TIMER_H | |
7 | ||
831610c0 | 8 | #include <linux/bitops.h> |
74d23cc7 | 9 | #include <linux/timecounter.h> |
8a4da6e3 MR |
10 | #include <linux/types.h> |
11 | ||
831610c0 FW |
12 | #define ARCH_TIMER_TYPE_CP15 BIT(0) |
13 | #define ARCH_TIMER_TYPE_MEM BIT(1) | |
14 | ||
8a4da6e3 MR |
15 | #define ARCH_TIMER_CTRL_ENABLE (1 << 0) |
16 | #define ARCH_TIMER_CTRL_IT_MASK (1 << 1) | |
17 | #define ARCH_TIMER_CTRL_IT_STAT (1 << 2) | |
18 | ||
1431af36 MZ |
19 | #define CNTHCTL_EL1PCTEN (1 << 0) |
20 | #define CNTHCTL_EL1PCEN (1 << 1) | |
21 | #define CNTHCTL_EVNTEN (1 << 2) | |
22 | #define CNTHCTL_EVNTDIR (1 << 3) | |
23 | #define CNTHCTL_EVNTI (0xF << 4) | |
24 | ||
e09f3cc0 SB |
25 | enum arch_timer_reg { |
26 | ARCH_TIMER_REG_CTRL, | |
27 | ARCH_TIMER_REG_TVAL, | |
28 | }; | |
8a4da6e3 | 29 | |
831610c0 FW |
30 | enum arch_timer_ppi_nr { |
31 | ARCH_TIMER_PHYS_SECURE_PPI, | |
32 | ARCH_TIMER_PHYS_NONSECURE_PPI, | |
33 | ARCH_TIMER_VIRT_PPI, | |
34 | ARCH_TIMER_HYP_PPI, | |
35 | ARCH_TIMER_MAX_TIMER_PPI | |
36 | }; | |
37 | ||
097cd143 FW |
38 | enum arch_timer_spi_nr { |
39 | ARCH_TIMER_PHYS_SPI, | |
40 | ARCH_TIMER_VIRT_SPI, | |
41 | ARCH_TIMER_MAX_TIMER_SPI | |
42 | }; | |
43 | ||
8a4da6e3 MR |
44 | #define ARCH_TIMER_PHYS_ACCESS 0 |
45 | #define ARCH_TIMER_VIRT_ACCESS 1 | |
22006994 SB |
46 | #define ARCH_TIMER_MEM_PHYS_ACCESS 2 |
47 | #define ARCH_TIMER_MEM_VIRT_ACCESS 3 | |
8a4da6e3 | 48 | |
b3251b8f FW |
49 | #define ARCH_TIMER_MEM_MAX_FRAMES 8 |
50 | ||
28061758 SH |
51 | #define ARCH_TIMER_USR_PCT_ACCESS_EN (1 << 0) /* physical counter */ |
52 | #define ARCH_TIMER_USR_VCT_ACCESS_EN (1 << 1) /* virtual counter */ | |
53 | #define ARCH_TIMER_VIRT_EVT_EN (1 << 2) | |
54 | #define ARCH_TIMER_EVT_TRIGGER_SHIFT (4) | |
55 | #define ARCH_TIMER_EVT_TRIGGER_MASK (0xF << ARCH_TIMER_EVT_TRIGGER_SHIFT) | |
56 | #define ARCH_TIMER_USR_VT_ACCESS_EN (1 << 8) /* virtual timer registers */ | |
57 | #define ARCH_TIMER_USR_PT_ACCESS_EN (1 << 9) /* physical timer registers */ | |
58 | ||
7b77452e JT |
59 | #define ARCH_TIMER_EVT_STREAM_PERIOD_US 100 |
60 | #define ARCH_TIMER_EVT_STREAM_FREQ \ | |
61 | (USEC_PER_SEC / ARCH_TIMER_EVT_STREAM_PERIOD_US) | |
037f6377 | 62 | |
b4d6ce97 JG |
63 | struct arch_timer_kvm_info { |
64 | struct timecounter timecounter; | |
d9b5e415 | 65 | int virtual_irq; |
ee793049 | 66 | int physical_irq; |
b4d6ce97 JG |
67 | }; |
68 | ||
b3251b8f FW |
69 | struct arch_timer_mem_frame { |
70 | bool valid; | |
71 | phys_addr_t cntbase; | |
72 | size_t size; | |
73 | int phys_irq; | |
74 | int virt_irq; | |
75 | }; | |
76 | ||
77 | struct arch_timer_mem { | |
78 | phys_addr_t cntctlbase; | |
79 | size_t size; | |
80 | struct arch_timer_mem_frame frame[ARCH_TIMER_MEM_MAX_FRAMES]; | |
81 | }; | |
82 | ||
8a4da6e3 MR |
83 | #ifdef CONFIG_ARM_ARCH_TIMER |
84 | ||
8a4da6e3 | 85 | extern u32 arch_timer_get_rate(void); |
22006994 | 86 | extern u64 (*arch_timer_read_counter)(void); |
b4d6ce97 | 87 | extern struct arch_timer_kvm_info *arch_timer_get_kvm_info(void); |
ec5c8e42 | 88 | extern bool arch_timer_evtstrm_available(void); |
8a4da6e3 MR |
89 | |
90 | #else | |
91 | ||
8a4da6e3 MR |
92 | static inline u32 arch_timer_get_rate(void) |
93 | { | |
94 | return 0; | |
95 | } | |
96 | ||
97 | static inline u64 arch_timer_read_counter(void) | |
98 | { | |
99 | return 0; | |
100 | } | |
101 | ||
ec5c8e42 JT |
102 | static inline bool arch_timer_evtstrm_available(void) |
103 | { | |
104 | return false; | |
105 | } | |
106 | ||
8a4da6e3 MR |
107 | #endif |
108 | ||
109 | #endif |