]>
Commit | Line | Data |
---|---|---|
0332990b WD |
1 | /* |
2 | * (C) Copyright 2001, 2002, 2003 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
0332990b WD |
6 | */ |
7 | ||
8 | /* ------------------------------------------------------------------------- */ | |
9 | /* | |
10 | * Configuration settings for the A-3000 board (Artis Microsystems Inc.). | |
11 | * http://artismicro.com | |
12 | */ | |
13 | ||
14 | /* ------------------------------------------------------------------------- */ | |
15 | ||
16 | /* | |
17 | * board/config.h - configuration options, board specific | |
18 | */ | |
19 | ||
20 | #ifndef __CONFIG_H | |
21 | #define __CONFIG_H | |
22 | ||
23 | /* | |
24 | * High Level Configuration Options | |
25 | * (easy to change) | |
26 | */ | |
27 | ||
28 | #define CONFIG_MPC824X 1 | |
29 | #define CONFIG_MPC8245 1 | |
30 | #define CONFIG_A3000 1 | |
31 | ||
2ae18241 | 32 | #define CONFIG_SYS_TEXT_BASE 0xFFF00000 |
0332990b WD |
33 | |
34 | #define CONFIG_CONS_INDEX 1 | |
35 | #define CONFIG_BAUDRATE 9600 | |
0332990b WD |
36 | |
37 | #define CONFIG_BOOTDELAY 5 | |
38 | ||
0332990b | 39 | |
11799434 JL |
40 | /* |
41 | * BOOTP options | |
42 | */ | |
43 | #define CONFIG_BOOTP_BOOTFILESIZE | |
44 | #define CONFIG_BOOTP_BOOTPATH | |
45 | #define CONFIG_BOOTP_GATEWAY | |
46 | #define CONFIG_BOOTP_HOSTNAME | |
47 | ||
48 | ||
498ff9a2 JL |
49 | /* |
50 | * Command line configuration. | |
51 | */ | |
52 | #include <config_cmd_default.h> | |
0332990b WD |
53 | |
54 | ||
55 | /* | |
56 | * Miscellaneous configurable options | |
57 | */ | |
6d0f6bcf JCPV |
58 | #undef CONFIG_SYS_LONGHELP /* undef to save memory */ |
59 | #define CONFIG_SYS_PROMPT "A3000> " /* Monitor Command Prompt */ | |
60 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
0332990b WD |
61 | |
62 | /* Print Buffer Size | |
63 | */ | |
6d0f6bcf JCPV |
64 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) |
65 | #define CONFIG_SYS_MAXARGS 8 /* Max number of command args */ | |
66 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
67 | #define CONFIG_SYS_LOAD_ADDR 0x00400000 /* Default load address */ | |
0332990b WD |
68 | |
69 | /*----------------------------------------------------------------------- | |
70 | * PCI stuff | |
71 | *----------------------------------------------------------------------- | |
72 | */ | |
ea818dbb HS |
73 | #define CONFIG_HARD_I2C 1 /* To enable I2C support */ |
74 | #undef CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ | |
6d0f6bcf JCPV |
75 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
76 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
0332990b WD |
77 | |
78 | /*----------------------------------------------------------------------- | |
79 | * PCI stuff | |
80 | *----------------------------------------------------------------------- | |
81 | */ | |
53677ef1 | 82 | #define CONFIG_PCI /* include pci support */ |
842033e6 | 83 | #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
53677ef1 WD |
84 | #undef CONFIG_PCI_PNP |
85 | #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ | |
0332990b | 86 | |
0332990b WD |
87 | |
88 | /* #define CONFIG_TULIP */ | |
89 | /* #define CONFIG_EEPRO100 */ | |
8bde7f77 | 90 | #define CONFIG_NATSEMI |
0332990b WD |
91 | |
92 | #define PCI_ENET0_IOADDR 0x80000000 | |
93 | #define PCI_ENET0_MEMADDR 0x80000000 | |
94 | #define PCI_ENET1_IOADDR 0x81000000 | |
95 | #define PCI_ENET1_MEMADDR 0x81000000 | |
96 | #define PCI_ENET2_IOADDR 0x82000000 | |
97 | #define PCI_ENET2_MEMADDR 0x82000000 | |
8564acf9 WD |
98 | #define PCI_ENET3_IOADDR 0x83000000 |
99 | #define PCI_ENET3_MEMADDR 0x83000000 | |
0332990b WD |
100 | |
101 | ||
102 | /*----------------------------------------------------------------------- | |
103 | * Start addresses for the final memory configuration | |
104 | * (Set up by the startup code) | |
6d0f6bcf | 105 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
0332990b | 106 | */ |
6d0f6bcf | 107 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
0332990b | 108 | |
6d0f6bcf JCPV |
109 | #define CONFIG_SYS_FLASH_BASE0_PRELIM 0xFF000000 /* FLASH bank on RCS#0 */ |
110 | #define CONFIG_SYS_FLASH_BASE1_PRELIM 0xFF000000 /* FLASH bank on RCS#1 */ | |
111 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_FLASH_BASE0_PRELIM | |
112 | #define CONFIG_SYS_FLASH_BANKS { CONFIG_SYS_FLASH_BASE0_PRELIM } | |
0332990b WD |
113 | |
114 | /* even though FLASHP_BASE is FF800000, with 4MB is RCS0, the | |
115 | * reset vector is actually located at FFB00100, but the 8245 | |
116 | * takes care of us. | |
117 | */ | |
6d0f6bcf | 118 | #define CONFIG_SYS_RESET_ADDRESS 0xFFF00100 |
0332990b | 119 | |
6d0f6bcf | 120 | #define CONFIG_SYS_EUMB_ADDR 0xFC000000 |
0332990b | 121 | |
14d0a02a | 122 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ |
124 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
0332990b | 125 | |
6d0f6bcf JCPV |
126 | #define CONFIG_SYS_MEMTEST_START 0x00004000 /* memtest works on */ |
127 | #define CONFIG_SYS_MEMTEST_END 0x02000000 /* 0 ... 32 MB in DRAM */ | |
0332990b WD |
128 | |
129 | /* Maximum amount of RAM. | |
130 | */ | |
6d0f6bcf | 131 | #define CONFIG_SYS_MAX_RAM_SIZE 0x04000000 /* 0 .. 128 MB of (S)DRAM */ |
0332990b WD |
132 | |
133 | ||
6d0f6bcf JCPV |
134 | #if CONFIG_SYS_MONITOR_BASE >= CONFIG_SYS_FLASH_BASE |
135 | #undef CONFIG_SYS_RAMBOOT | |
0332990b | 136 | #else |
6d0f6bcf | 137 | #define CONFIG_SYS_RAMBOOT |
0332990b WD |
138 | #endif |
139 | ||
140 | /* | |
141 | * NS16550 Configuration | |
142 | */ | |
6d0f6bcf JCPV |
143 | #define CONFIG_SYS_NS16550 |
144 | #define CONFIG_SYS_NS16550_SERIAL | |
0332990b | 145 | |
6d0f6bcf | 146 | #define CONFIG_SYS_NS16550_REG_SIZE 1 |
0332990b | 147 | |
6d0f6bcf | 148 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) |
0332990b | 149 | |
6d0f6bcf JCPV |
150 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_EUMB_ADDR + 0x4500) |
151 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_EUMB_ADDR + 0x4600) | |
0332990b WD |
152 | |
153 | /*----------------------------------------------------------------------- | |
154 | * Definitions for initial stack pointer and data area | |
155 | */ | |
156 | ||
14d0a02a | 157 | /* #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE */ |
6d0f6bcf | 158 | #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000 |
553f0982 | 159 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 |
25ddd1fb | 160 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
0332990b WD |
161 | |
162 | ||
163 | /* | |
164 | * Low Level Configuration Settings | |
165 | * (address mappings, register initial values, etc.) | |
166 | * You should know what you are doing if you make changes here. | |
167 | * For the detail description refer to the MPC8240 user's manual. | |
168 | */ | |
169 | ||
170 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ | |
6d0f6bcf | 171 | #define CONFIG_SYS_HZ 1000 |
0332990b WD |
172 | |
173 | /* Bit-field values for MCCR1. | |
174 | */ | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_ROMNAL 7 |
176 | #define CONFIG_SYS_ROMFAL 11 | |
177 | #define CONFIG_SYS_DBUS_SIZE 0x3 | |
0332990b WD |
178 | |
179 | /* Bit-field values for MCCR2. | |
180 | */ | |
6d0f6bcf JCPV |
181 | #define CONFIG_SYS_TSWAIT 0x5 /* Transaction Start Wait States timer */ |
182 | #define CONFIG_SYS_REFINT 0x400 /* Refresh interval FIXME: was 0t430 */ | |
0332990b WD |
183 | |
184 | /* Burst To Precharge. Bits of this value go to MCCR3 and MCCR4. | |
185 | */ | |
6d0f6bcf | 186 | #define CONFIG_SYS_BSTOPRE 121 |
0332990b WD |
187 | |
188 | /* Bit-field values for MCCR3. | |
189 | */ | |
6d0f6bcf | 190 | #define CONFIG_SYS_REFREC 8 /* Refresh to activate interval */ |
0332990b WD |
191 | |
192 | /* Bit-field values for MCCR4. | |
193 | */ | |
6d0f6bcf JCPV |
194 | #define CONFIG_SYS_PRETOACT 3 /* Precharge to activate interval FIXME: was 2 */ |
195 | #define CONFIG_SYS_ACTTOPRE 5 /* Activate to Precharge interval FIXME: was 5 */ | |
196 | #define CONFIG_SYS_ACTORW 3 /* FIXME was 2 */ | |
197 | #define CONFIG_SYS_SDMODE_CAS_LAT 3 /* SDMODE CAS latancy */ | |
198 | #define CONFIG_SYS_SDMODE_WRAP 0 /* SDMODE wrap type */ | |
199 | #define CONFIG_SYS_REGISTERD_TYPE_BUFFER 1 | |
200 | #define CONFIG_SYS_EXTROM 1 | |
201 | #define CONFIG_SYS_REGDIMM 0 | |
0332990b | 202 | |
6d0f6bcf | 203 | #define CONFIG_SYS_PGMAX 0x32 /* how long the 8240 reatins the currently accessed page in memory FIXME: was 0x32*/ |
0332990b | 204 | |
6d0f6bcf | 205 | #define CONFIG_SYS_SDRAM_DSCD 0x20 /* SDRAM data in sample clock delay - note bottom 3 bits MUST be 0 */ |
0332990b WD |
206 | |
207 | /* Memory bank settings. | |
208 | * Only bits 20-29 are actually used from these vales to set the | |
209 | * start/end addresses. The upper two bits will always be 0, and the lower | |
210 | * 20 bits will be 0x00000 for a start address, or 0xfffff for an end | |
211 | * address. Refer to the MPC8240 book. | |
212 | */ | |
213 | ||
6d0f6bcf JCPV |
214 | #define CONFIG_SYS_BANK0_START 0x00000000 |
215 | #define CONFIG_SYS_BANK0_END (CONFIG_SYS_MAX_RAM_SIZE - 1) | |
216 | #define CONFIG_SYS_BANK0_ENABLE 1 | |
217 | #define CONFIG_SYS_BANK1_START 0x3ff00000 | |
218 | #define CONFIG_SYS_BANK1_END 0x3fffffff | |
219 | #define CONFIG_SYS_BANK1_ENABLE 0 | |
220 | #define CONFIG_SYS_BANK2_START 0x3ff00000 | |
221 | #define CONFIG_SYS_BANK2_END 0x3fffffff | |
222 | #define CONFIG_SYS_BANK2_ENABLE 0 | |
223 | #define CONFIG_SYS_BANK3_START 0x3ff00000 | |
224 | #define CONFIG_SYS_BANK3_END 0x3fffffff | |
225 | #define CONFIG_SYS_BANK3_ENABLE 0 | |
226 | #define CONFIG_SYS_BANK4_START 0x3ff00000 | |
227 | #define CONFIG_SYS_BANK4_END 0x3fffffff | |
228 | #define CONFIG_SYS_BANK4_ENABLE 0 | |
229 | #define CONFIG_SYS_BANK5_START 0x3ff00000 | |
230 | #define CONFIG_SYS_BANK5_END 0x3fffffff | |
231 | #define CONFIG_SYS_BANK5_ENABLE 0 | |
232 | #define CONFIG_SYS_BANK6_START 0x3ff00000 | |
233 | #define CONFIG_SYS_BANK6_END 0x3fffffff | |
234 | #define CONFIG_SYS_BANK6_ENABLE 0 | |
235 | #define CONFIG_SYS_BANK7_START 0x3ff00000 | |
236 | #define CONFIG_SYS_BANK7_END 0x3fffffff | |
237 | #define CONFIG_SYS_BANK7_ENABLE 0 | |
238 | ||
239 | #define CONFIG_SYS_ODCR 0xff | |
240 | ||
241 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) | |
242 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
243 | ||
244 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE) | |
245 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
246 | ||
247 | #define CONFIG_SYS_IBAT2L (0x80000000 | BATL_PP_10 | BATL_CACHEINHIBIT) | |
248 | #define CONFIG_SYS_IBAT2U (0x80000000 | BATU_BL_256M | BATU_VS | BATU_VP) | |
249 | ||
250 | #define CONFIG_SYS_IBAT3L (0xF0000000 | BATL_PP_10 | BATL_CACHEINHIBIT) | |
251 | #define CONFIG_SYS_IBAT3U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP) | |
252 | ||
253 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
254 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
255 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
256 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
257 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L | |
258 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
259 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
260 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
0332990b WD |
261 | |
262 | /* | |
263 | * For booting Linux, the board info and command line data | |
264 | * have to be in the first 8 MB of memory, since this is | |
265 | * the maximum mapped by the Linux kernel during initialization. | |
266 | */ | |
6d0f6bcf | 267 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
0332990b WD |
268 | |
269 | /*----------------------------------------------------------------------- | |
270 | * FLASH organization | |
271 | */ | |
6d0f6bcf JCPV |
272 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* Max number of flash banks */ |
273 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* Max number of sectors per flash */ | |
0332990b | 274 | |
6d0f6bcf JCPV |
275 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
276 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
0332990b WD |
277 | |
278 | ||
279 | /* Warining: environment is not EMBEDDED in the U-Boot code. | |
280 | * It's stored in flash separately. | |
281 | */ | |
5a1aceb0 | 282 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 JCPV |
283 | #define CONFIG_ENV_ADDR 0xFFFE0000 |
284 | #define CONFIG_ENV_SIZE 0x00020000 /* Size of the Environment */ | |
285 | #define CONFIG_ENV_SECT_SIZE 0x00020000 /* Size of the Environment Sector */ | |
0332990b WD |
286 | |
287 | /*----------------------------------------------------------------------- | |
288 | * Cache Configuration | |
289 | */ | |
6d0f6bcf | 290 | #define CONFIG_SYS_CACHELINE_SIZE 32 |
498ff9a2 | 291 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 292 | # define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
0332990b WD |
293 | #endif |
294 | ||
0332990b | 295 | #endif /* __CONFIG_H */ |