]>
Commit | Line | Data |
---|---|---|
a20b27a3 | 1 | /* |
1c686676 MF |
2 | * (C) Copyright 2005-2008 |
3 | * Matthias Fuchs, esd gmbh germany, matthias.fuchs@esd-electronics.com | |
4 | * | |
a20b27a3 SR |
5 | * (C) Copyright 2001-2004 |
6 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com | |
7 | * | |
3765b3e7 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
a20b27a3 SR |
9 | */ |
10 | ||
11 | /* | |
12 | * board/config.h - configuration options, board specific | |
13 | */ | |
a20b27a3 SR |
14 | #ifndef __CONFIG_H |
15 | #define __CONFIG_H | |
16 | ||
17 | /* | |
18 | * High Level Configuration Options | |
19 | * (easy to change) | |
20 | */ | |
a20b27a3 SR |
21 | #define CONFIG_405GP 1 /* This is a PPC405 CPU */ |
22 | #define CONFIG_4xx 1 /* ...member of PPC4xx family */ | |
53677ef1 | 23 | #define CONFIG_APCG405 1 /* ...on a APC405 board */ |
a20b27a3 | 24 | |
2ae18241 WD |
25 | #define CONFIG_SYS_TEXT_BASE 0xFFF80000 |
26 | ||
a20b27a3 | 27 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ |
1c686676 | 28 | #define CONFIG_BOARD_EARLY_INIT_R 1 |
a20b27a3 SR |
29 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ |
30 | ||
31 | #define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */ | |
32 | ||
04e93ec9 SR |
33 | #define CONFIG_BOARD_TYPES 1 /* support board types */ |
34 | ||
1c686676 MF |
35 | #define CONFIG_BAUDRATE 115200 |
36 | #define CONFIG_BOOTDELAY 1 /* autoboot after 3 seconds */ | |
8e048c43 | 37 | #define CONFIG_BOOTCOUNT_LIMIT 1 |
a20b27a3 SR |
38 | |
39 | #undef CONFIG_BOOTARGS | |
1c686676 | 40 | |
6d0f6bcf | 41 | #define CONFIG_SYS_USB_LOAD_COMMAND "fatload usb 0 200000 pImage;" \ |
1c686676 | 42 | "fatload usb 0 300000 pImage.initrd" |
6d0f6bcf | 43 | #define CONFIG_SYS_USB_SELF_COMMAND "usb start;run usb_load;usb stop;" \ |
1c686676 MF |
44 | "run ramargs addip addcon usbargs;" \ |
45 | "bootm 200000 300000" | |
6d0f6bcf JCPV |
46 | #define CONFIG_SYS_USB_ARGS "setenv bootargs $(bootargs) usbboot=1" |
47 | #define CONFIG_SYS_BOOTLIMIT "3" | |
48 | #define CONFIG_SYS_ALT_BOOTCOMMAND "run usb_self;reset" | |
1c686676 MF |
49 | |
50 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
b789cb4a SR |
51 | "hostname=abg405\0" \ |
52 | "bd_type=abg405\0" \ | |
1c686676 | 53 | "serial#=AA0000\0" \ |
b789cb4a SR |
54 | "kernel_addr=fe000000\0" \ |
55 | "ramdisk_addr=fe100000\0" \ | |
56 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
57 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
58 | "nfsroot=$(serverip):$(rootpath)\0" \ | |
59 | "addip=setenv bootargs $(bootargs) " \ | |
60 | "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)" \ | |
61 | ":$(hostname)::off panic=1\0" \ | |
62 | "addcon=setenv bootargs $(bootargs) console=ttyS0,$(baudrate)" \ | |
63 | " $(optargs)\0" \ | |
64 | "flash_self=run ramargs addip addcon;" \ | |
65 | "bootm $(kernel_addr) $(ramdisk_addr)\0" \ | |
66 | "net_nfs=tftp 200000 $(img);run nfsargs addip addcon;" \ | |
67 | "bootm\0" \ | |
68 | "rootpath=/tftpboot/abg405/target_root\0" \ | |
69 | "img=/tftpboot/abg405/pImage\0" \ | |
70 | "load=tftp 100000 /tftpboot/abg405/u-boot.bin\0" \ | |
71 | "update=protect off fff80000 ffffffff;era fff80000 ffffffff;" \ | |
72 | "cp.b 100000 fff80000 80000\0" \ | |
73 | "ipaddr=10.0.111.111\0" \ | |
74 | "netmask=255.255.0.0\0" \ | |
75 | "serverip=10.0.0.190\0" \ | |
76 | "splashimage=ffe80000\0" \ | |
6d0f6bcf JCPV |
77 | "usb_load="CONFIG_SYS_USB_LOAD_COMMAND"\0" \ |
78 | "usb_self="CONFIG_SYS_USB_SELF_COMMAND"\0" \ | |
79 | "usbargs="CONFIG_SYS_USB_ARGS"\0" \ | |
80 | "bootlimit="CONFIG_SYS_BOOTLIMIT"\0" \ | |
81 | "altbootcmd="CONFIG_SYS_ALT_BOOTCOMMAND"\0" \ | |
b789cb4a | 82 | "" |
8e048c43 | 83 | #define CONFIG_BOOTCOMMAND "run flash_self;reset" |
1c686676 MF |
84 | |
85 | #define CONFIG_ETHADDR 00:02:27:8e:00:00 | |
a20b27a3 SR |
86 | |
87 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 88 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
a20b27a3 | 89 | |
1c686676 MF |
90 | #undef CONFIG_HAS_ETH1 |
91 | ||
38570b2f | 92 | #define CONFIG_PPC4xx_EMAC |
a20b27a3 | 93 | #define CONFIG_MII 1 /* MII PHY management */ |
1c686676 MF |
94 | #define CONFIG_PHY_ADDR 0 /* PHY address */ |
95 | #define CONFIG_LXT971_NO_SLEEP 1 | |
96 | #define CONFIG_RESET_PHY_R 1 /* use reset_phy() */ | |
a20b27a3 SR |
97 | |
98 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ | |
99 | ||
11799434 JL |
100 | /* |
101 | * BOOTP options | |
102 | */ | |
103 | #define CONFIG_BOOTP_BOOTFILESIZE | |
104 | #define CONFIG_BOOTP_BOOTPATH | |
105 | #define CONFIG_BOOTP_GATEWAY | |
106 | #define CONFIG_BOOTP_HOSTNAME | |
107 | ||
498ff9a2 JL |
108 | /* |
109 | * Command line configuration. | |
110 | */ | |
111 | #include <config_cmd_default.h> | |
112 | ||
74de7aef | 113 | #define CONFIG_CMD_DATE |
498ff9a2 | 114 | #define CONFIG_CMD_DHCP |
74de7aef | 115 | #define CONFIG_CMD_EEPROM |
498ff9a2 | 116 | #define CONFIG_CMD_ELF |
74de7aef | 117 | #define CONFIG_CMD_FAT |
498ff9a2 | 118 | #define CONFIG_CMD_I2C |
74de7aef WD |
119 | #define CONFIG_CMD_IDE |
120 | #define CONFIG_CMD_IRQ | |
498ff9a2 | 121 | #define CONFIG_CMD_MII |
74de7aef | 122 | #define CONFIG_CMD_PCI |
498ff9a2 | 123 | #define CONFIG_CMD_PING |
74de7aef | 124 | #define CONFIG_CMD_SOURCE |
1c686676 | 125 | #define CONFIG_CMD_USB |
a20b27a3 SR |
126 | |
127 | #define CONFIG_MAC_PARTITION | |
128 | #define CONFIG_DOS_PARTITION | |
129 | ||
130 | #define CONFIG_SUPPORT_VFAT | |
131 | ||
1c686676 | 132 | #define CONFIG_AUTO_UPDATE 1 /* autoupdate via CF or USB */ |
a20b27a3 | 133 | |
1c686676 | 134 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
a20b27a3 | 135 | |
1c686676 | 136 | #define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/ |
6d0f6bcf | 137 | #define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */ |
1c686676 MF |
138 | |
139 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ | |
a20b27a3 SR |
140 | |
141 | /* | |
142 | * Miscellaneous configurable options | |
143 | */ | |
6d0f6bcf | 144 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
1c686676 | 145 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
a20b27a3 | 146 | |
498ff9a2 | 147 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 148 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
a20b27a3 | 149 | #else |
6d0f6bcf | 150 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
a20b27a3 | 151 | #endif |
6d0f6bcf JCPV |
152 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
153 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
154 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
a20b27a3 | 155 | |
6d0f6bcf | 156 | #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
a20b27a3 | 157 | |
6d0f6bcf | 158 | #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
a20b27a3 | 159 | |
6d0f6bcf JCPV |
160 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
161 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
a20b27a3 | 162 | |
550650dd SR |
163 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
164 | #define CONFIG_SYS_NS16550 | |
165 | #define CONFIG_SYS_NS16550_SERIAL | |
166 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
167 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
168 | ||
6d0f6bcf | 169 | #define CONFIG_SYS_EXT_SERIAL_CLOCK 14745600 /* use external serial clock */ |
a20b27a3 SR |
170 | |
171 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 172 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
1c686676 | 173 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
efe2a4d5 | 174 | 57600, 115200, 230400, 460800, 921600 } |
a20b27a3 | 175 | |
6d0f6bcf JCPV |
176 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
177 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
a20b27a3 | 178 | |
a20b27a3 SR |
179 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ |
180 | ||
181 | /* Only interrupt boot if space is pressed */ | |
182 | /* If a long serial cable is connected but */ | |
183 | /* other end is dead, garbage will be read */ | |
1c686676 | 184 | #define CONFIG_AUTOBOOT_KEYED 1 |
c37207d7 WD |
185 | #define CONFIG_AUTOBOOT_PROMPT \ |
186 | "Press SPACE to abort autoboot in %d seconds\n", bootdelay | |
1c686676 | 187 | #undef CONFIG_AUTOBOOT_DELAY_STR |
a20b27a3 SR |
188 | #define CONFIG_AUTOBOOT_STOP_STR " " |
189 | ||
1c686676 | 190 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
a20b27a3 | 191 | |
6d0f6bcf | 192 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
a20b27a3 | 193 | |
1c686676 | 194 | /* |
a20b27a3 | 195 | * PCI stuff |
a20b27a3 | 196 | */ |
1c686676 MF |
197 | #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ |
198 | #define PCI_HOST_FORCE 1 /* configure as pci host */ | |
199 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ | |
a20b27a3 | 200 | |
1c686676 | 201 | #define CONFIG_PCI /* include pci support */ |
842033e6 | 202 | #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
1c686676 | 203 | #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */ |
a20b27a3 | 204 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
efe2a4d5 | 205 | /* resource configuration */ |
a20b27a3 | 206 | |
1c686676 MF |
207 | #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ |
208 | #define CONFIG_PCI_SKIP_HOST_BRIDGE 1 | |
6d0f6bcf JCPV |
209 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ |
210 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ | |
211 | #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ | |
212 | #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */ | |
213 | #define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */ | |
214 | #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ | |
215 | #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */ | |
216 | #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ | |
217 | #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ | |
a20b27a3 | 218 | |
1c686676 | 219 | /* |
a20b27a3 | 220 | * IDE/ATA stuff |
a20b27a3 | 221 | */ |
1c686676 MF |
222 | #undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */ |
223 | #undef CONFIG_IDE_LED /* no led for ide supported */ | |
224 | #define CONFIG_IDE_RESET 1 /* reset for ide supported */ | |
a20b27a3 | 225 | |
6d0f6bcf JCPV |
226 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */ |
227 | #define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS) /* max. 1 drives per IDE bus */ | |
a20b27a3 | 228 | |
6d0f6bcf JCPV |
229 | #define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000 |
230 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 | |
a20b27a3 | 231 | |
6d0f6bcf JCPV |
232 | #define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */ |
233 | #define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */ | |
234 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */ | |
a20b27a3 | 235 | |
1c686676 | 236 | /* |
a20b27a3 SR |
237 | * Start addresses for the final memory configuration |
238 | * (Set up by the startup code) | |
6d0f6bcf | 239 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a20b27a3 | 240 | */ |
6d0f6bcf JCPV |
241 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
242 | #define CONFIG_SYS_MONITOR_BASE 0xFFF80000 | |
243 | #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */ | |
244 | #define CONFIG_SYS_MALLOC_LEN (2*1024*1024) /* Reserve 2MB for malloc() */ | |
a20b27a3 SR |
245 | |
246 | /* | |
247 | * For booting Linux, the board info and command line data | |
248 | * have to be in the first 8 MB of memory, since this is | |
249 | * the maximum mapped by the Linux kernel during initialization. | |
250 | */ | |
6d0f6bcf | 251 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Init. Memory map for Linux */ |
a20b27a3 | 252 | |
1c686676 | 253 | /* |
a20b27a3 SR |
254 | * FLASH organization |
255 | */ | |
6d0f6bcf JCPV |
256 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 |
257 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ | |
00b1883a | 258 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */ |
6d0f6bcf | 259 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */ |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 2 |
261 | #define CONFIG_SYS_FLASH_QUIET_TEST 1 | |
262 | #define CONFIG_SYS_FLASH_INCREMENT 0x01000000 | |
263 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware protection */ | |
264 | #define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { \ | |
1c686676 MF |
265 | {0xfe000000, 0x500000}, \ |
266 | {0xffe80000, 0x180000} \ | |
267 | } | |
6d0f6bcf JCPV |
268 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
269 | #define CONFIG_SYS_FLASH_BANKS_LIST { \ | |
270 | CONFIG_SYS_FLASH_BASE, \ | |
271 | CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_INCREMENT \ | |
1c686676 | 272 | } |
6d0f6bcf | 273 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
a20b27a3 | 274 | |
1c686676 | 275 | /* |
a20b27a3 SR |
276 | * Environment Variable setup |
277 | */ | |
bb1f8b4f | 278 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
0e8d1586 | 279 | #define CONFIG_ENV_OFFSET 0x000 /* environment starts at the */ |
1c686676 | 280 | /* beginning of the EEPROM */ |
0e8d1586 | 281 | #define CONFIG_ENV_SIZE 0x800 /* 2048 bytes may be used for env vars*/ |
1c686676 | 282 | #define CONFIG_ENV_OVERWRITE 1 /* allow overwriting vendor vars */ |
a20b27a3 | 283 | |
6d0f6bcf JCPV |
284 | #define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */ |
285 | #define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */ | |
a20b27a3 | 286 | |
1c686676 | 287 | /* |
a20b27a3 SR |
288 | * I2C EEPROM (CAT24WC16) for environment |
289 | */ | |
880540de DE |
290 | #define CONFIG_SYS_I2C |
291 | #define CONFIG_SYS_I2C_PPC4XX | |
292 | #define CONFIG_SYS_I2C_PPC4XX_CH0 | |
293 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 100000 | |
294 | #define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F | |
a20b27a3 | 295 | |
6d0f6bcf JCPV |
296 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */ |
297 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ | |
1c686676 | 298 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
299 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
300 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ | |
a20b27a3 | 301 | /* 16 byte page write mode using*/ |
1c686676 | 302 | /* last 4 bits of the address */ |
6d0f6bcf | 303 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
a20b27a3 | 304 | |
1c686676 | 305 | /* |
a20b27a3 SR |
306 | * External Bus Controller (EBC) Setup |
307 | */ | |
6d0f6bcf JCPV |
308 | #define FLASH0_BA (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_INCREMENT) /* FLASH 0 BA */ |
309 | #define FLASH1_BA CONFIG_SYS_FLASH_BASE /* FLASH 1 Base Address */ | |
1c686676 MF |
310 | #define CAN_BA 0xF0000000 /* CAN Base Address */ |
311 | #define DUART0_BA 0xF0000400 /* DUART Base Address */ | |
312 | #define DUART1_BA 0xF0000408 /* DUART Base Address */ | |
313 | #define RTC_BA 0xF0000500 /* RTC Base Address */ | |
314 | #define PS2_BA 0xF0000600 /* PS/2 Base Address */ | |
315 | #define CF_BA 0xF0100000 /* CompactFlash Base Address */ | |
316 | #define FPGA_BA 0xF0100100 /* FPGA internal Base Address */ | |
317 | #define FUJI_BA 0xF0100200 /* Fuji internal Base Address */ | |
318 | #define PCMCIA1_BA 0x20000000 /* PCMCIA Slot 1 Base Address */ | |
319 | #define PCMCIA2_BA 0x28000000 /* PCMCIA Slot 2 Base Address */ | |
320 | #define VGA_BA 0xF1000000 /* Epson VGA Base Address */ | |
321 | ||
6d0f6bcf | 322 | #define CONFIG_SYS_FPGA_BASE_ADDR FPGA_BA /* FPGA internal Base Address */ |
1c686676 MF |
323 | |
324 | /* Memory Bank 0 (Flash Bank 0) initialization */ | |
6d0f6bcf JCPV |
325 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
326 | #define CONFIG_SYS_EBC_PB0CR FLASH0_BA | 0x9A000 /* BAS=0xFF0,BS=16MB,BU=R/W,BW=16bit*/ | |
327 | #define CONFIG_SYS_EBC_PB0AP_HWREV8 CONFIG_SYS_EBC_PB0AP | |
328 | #define CONFIG_SYS_EBC_PB0CR_HWREV8 FLASH1_BA | 0xBA000 /* BS=32MB */ | |
a20b27a3 | 329 | |
1c686676 | 330 | /* Memory Bank 1 (Flash Bank 1) initialization */ |
6d0f6bcf JCPV |
331 | #define CONFIG_SYS_EBC_PB1AP 0x92015480 |
332 | #define CONFIG_SYS_EBC_PB1CR FLASH1_BA | 0x9A000 /* BAS=0xFE0,BS=16MB,BU=R/W,BW=16bit*/ | |
a20b27a3 SR |
333 | |
334 | /* Memory Bank 2 (CAN0, 1, RTC, Duart) initialization */ | |
6d0f6bcf JCPV |
335 | #define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
336 | #define CONFIG_SYS_EBC_PB2CR CAN_BA | 0x18000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
a20b27a3 SR |
337 | |
338 | /* Memory Bank 3 (CompactFlash IDE, FPGA internal) initialization */ | |
6d0f6bcf JCPV |
339 | #define CONFIG_SYS_EBC_PB3AP 0x010059C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
340 | #define CONFIG_SYS_EBC_PB3CR CF_BA | 0x1A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */ | |
a20b27a3 SR |
341 | |
342 | /* Memory Bank 4 (PCMCIA Slot 1) initialization */ | |
6d0f6bcf JCPV |
343 | #define CONFIG_SYS_EBC_PB4AP 0x050007C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
344 | #define CONFIG_SYS_EBC_PB4CR PCMCIA1_BA | 0xFA000 /*BAS=0x200,BS=128MB,BU=R/W,BW=16bit*/ | |
a20b27a3 SR |
345 | |
346 | /* Memory Bank 5 (Epson VGA) initialization */ | |
6d0f6bcf JCPV |
347 | #define CONFIG_SYS_EBC_PB5AP 0x03805380 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=0 */ |
348 | #define CONFIG_SYS_EBC_PB5CR VGA_BA | 0x5A000 /* BAS=0xF10,BS=4MB,BU=R/W,BW=16bit */ | |
a20b27a3 SR |
349 | |
350 | /* Memory Bank 6 (PCMCIA Slot 2) initialization */ | |
6d0f6bcf JCPV |
351 | #define CONFIG_SYS_EBC_PB6AP 0x050007C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
352 | #define CONFIG_SYS_EBC_PB6CR PCMCIA2_BA | 0xFA000 /*BAS=0x280,BS=128MB,BU=R/W,BW=16bit*/ | |
a20b27a3 | 353 | |
1c686676 | 354 | /* |
a20b27a3 SR |
355 | * FPGA stuff |
356 | */ | |
357 | ||
358 | /* FPGA internal regs */ | |
6d0f6bcf JCPV |
359 | #define CONFIG_SYS_FPGA_CTRL 0x008 |
360 | #define CONFIG_SYS_FPGA_CTRL2 0x00a | |
a20b27a3 SR |
361 | |
362 | /* FPGA Control Reg */ | |
6d0f6bcf JCPV |
363 | #define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001 |
364 | #define CONFIG_SYS_FPGA_CTRL_WDI 0x0002 | |
365 | #define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020 | |
a20b27a3 | 366 | |
6d0f6bcf JCPV |
367 | #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */ |
368 | #define CONFIG_SYS_FPGA_MAX_SIZE 80*1024 /* 80kByte is enough for XC2S50 */ | |
a20b27a3 SR |
369 | |
370 | /* FPGA program pin configuration */ | |
6d0f6bcf JCPV |
371 | #define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */ |
372 | #define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */ | |
373 | #define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */ | |
374 | #define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */ | |
375 | #define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */ | |
a20b27a3 | 376 | |
1c686676 | 377 | /* |
a20b27a3 SR |
378 | * LCD Setup |
379 | */ | |
6d0f6bcf JCPV |
380 | #define CONFIG_SYS_LCD_BIG_MEM (VGA_BA + 0x200000) /* S1D13806 Mem Base */ |
381 | #define CONFIG_SYS_LCD_BIG_REG VGA_BA /* S1D13806 Reg Base */ | |
a20b27a3 | 382 | |
1c686676 | 383 | #define CONFIG_LCD_BIG 2 /* Epson S1D13806 used */ |
a20b27a3 SR |
384 | |
385 | /* Image information... */ | |
1c686676 | 386 | #define CONFIG_LCD_USED CONFIG_LCD_BIG |
a20b27a3 | 387 | |
6d0f6bcf JCPV |
388 | #define CONFIG_SYS_LCD_MEM CONFIG_SYS_LCD_BIG_MEM |
389 | #define CONFIG_SYS_LCD_REG CONFIG_SYS_LCD_BIG_REG | |
a20b27a3 | 390 | |
6d0f6bcf | 391 | #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (1 << 20) |
a20b27a3 | 392 | |
1c686676 | 393 | /* |
a20b27a3 SR |
394 | * Definitions for initial stack pointer and data area (in data cache) |
395 | */ | |
396 | ||
397 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 398 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
a20b27a3 SR |
399 | |
400 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
401 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
402 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
a20b27a3 | 403 | |
6d0f6bcf | 404 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ |
553f0982 | 405 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */ |
25ddd1fb | 406 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
8e048c43 | 407 | /* reserve some memory for BOOT limit info */ |
6d0f6bcf | 408 | #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 16) |
8e048c43 MF |
409 | |
410 | #ifdef CONFIG_BOOTCOUNT_LIMIT /* reserve 2 word for bootcount limit */ | |
6d0f6bcf | 411 | #define CONFIG_SYS_BOOTCOUNT_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 8) |
8e048c43 | 412 | #endif |
a20b27a3 | 413 | |
1c686676 MF |
414 | /* |
415 | * PCI OHCI controller | |
416 | */ | |
417 | #define CONFIG_USB_OHCI_NEW 1 | |
418 | #define CONFIG_PCI_OHCI 1 | |
6d0f6bcf JCPV |
419 | #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1 |
420 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15 | |
421 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci" | |
1c686676 | 422 | #define CONFIG_USB_STORAGE 1 |
6d0f6bcf | 423 | #define CONFIG_SYS_USB_OHCI_BOARD_INIT 1 |
1c686676 MF |
424 | |
425 | #endif /* __CONFIG_H */ |