]>
Commit | Line | Data |
---|---|---|
c609719b | 1 | /* |
c837dcb1 | 2 | * (C) Copyright 2000-2004 |
c609719b WD |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * David Updegraff, Cray, Inc. dave@cray.com: our 405 is walnut-lite.. | |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | /* | |
25 | * board/config.h - configuration options, board specific | |
26 | */ | |
27 | ||
28 | #ifndef __CONFIG_H | |
29 | #define __CONFIG_H | |
30 | ||
31 | #define CONFIG_CRAYL1 | |
32 | /* | |
33 | * High Level Configuration Options | |
34 | * (easy to change) | |
35 | */ | |
36 | ||
37 | #define CONFIG_405GP 1 /* This is a PPC405 CPU */ | |
38 | #define CONFIG_4xx 1 /* ...member of PPC405 family */ | |
39 | #define CONFIG_SYS_CLK_FREQ 25000000 | |
40 | #define CONFIG_BAUDRATE 9600 | |
41 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
96e21f86 BW |
42 | |
43 | #define CONFIG_PPC4xx_EMAC | |
c609719b WD |
44 | #define CONFIG_MII 1 /* MII PHY management */ |
45 | #define CONFIG_PHY_ADDR 1 /* PHY address; handling of ENET */ | |
c837dcb1 | 46 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* early setup for 405gp */ |
c609719b | 47 | #define CONFIG_MISC_INIT_R 1 /* so that a misc_init_r() is called */ |
18cc7afd | 48 | #define CONFIG_NET_MULTI |
c609719b WD |
49 | |
50 | /* set PRAM to keep U-Boot out, mem= to keep linux out, and initrd_hi to | |
51 | * keep possible initrd ramdisk decompression out. This is in k (1024 bytes) | |
8bde7f77 | 52 | #define CONFIG_PRAM 16 |
c609719b | 53 | */ |
7f70e853 | 54 | #define CONFIG_LOADADDR 0x100000 /* where TFTP images go */ |
c609719b WD |
55 | #undef CONFIG_BOOTARGS |
56 | ||
7f70e853 WD |
57 | /* Bootcmd is overridden by the bootscript in board/cray/L1 |
58 | */ | |
6d0f6bcf | 59 | #define CONFIG_SYS_AUTOLOAD "no" |
7f70e853 | 60 | #define CONFIG_BOOTCOMMAND "dhcp" |
c609719b | 61 | |
8bde7f77 | 62 | /* |
c609719b WD |
63 | * ..during experiments.. |
64 | #define CONFIG_SERVERIP 10.0.0.1 | |
8bde7f77 | 65 | #define CONFIG_ETHADDR 00:40:a6:80:14:5 |
c609719b WD |
66 | */ |
67 | #define CONFIG_HARD_I2C 1 /* hardware support for i2c */ | |
7f70e853 | 68 | #define CONFIG_SDRAM_BANK0 1 |
6d0f6bcf JCPV |
69 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
70 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
71 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 | |
72 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
c609719b WD |
73 | #define CONFIG_IDENT_STRING "Cray L1" |
74 | #define CONFIG_ENV_OVERWRITE 1 | |
6d0f6bcf JCPV |
75 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
76 | #define CONFIG_SYS_HUSH_PARSER 1 | |
77 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
74de7aef | 78 | #define CONFIG_SOURCE 1 |
c609719b WD |
79 | |
80 | ||
49cf7e8e JL |
81 | /* |
82 | * Command line configuration. | |
83 | */ | |
84 | ||
74de7aef | 85 | #define CONFIG_CMD_ASKENV |
49cf7e8e | 86 | #define CONFIG_CMD_BDI |
49cf7e8e | 87 | #define CONFIG_CMD_CONSOLE |
74de7aef WD |
88 | #define CONFIG_CMD_DATE |
89 | #define CONFIG_CMD_DHCP | |
90 | #define CONFIG_CMD_DIAG | |
49cf7e8e | 91 | #define CONFIG_CMD_ECHO |
74de7aef WD |
92 | #define CONFIG_CMD_EEPROM |
93 | #define CONFIG_CMD_FLASH | |
94 | #define CONFIG_CMD_I2C | |
95 | #define CONFIG_CMD_IMI | |
49cf7e8e | 96 | #define CONFIG_CMD_IMMAP |
74de7aef WD |
97 | #define CONFIG_CMD_MEMORY |
98 | #define CONFIG_CMD_NET | |
49cf7e8e | 99 | #define CONFIG_CMD_REGINFO |
49cf7e8e | 100 | #define CONFIG_CMD_RUN |
74de7aef | 101 | #define CONFIG_CMD_SAVEENV |
49cf7e8e | 102 | #define CONFIG_CMD_SETGETDCR |
74de7aef | 103 | #define CONFIG_CMD_SOURCE |
49cf7e8e | 104 | |
c609719b WD |
105 | |
106 | /* | |
5d2ebe1b | 107 | * BOOTP options |
c609719b | 108 | */ |
5d2ebe1b JL |
109 | #define CONFIG_BOOTP_SUBNETMASK |
110 | #define CONFIG_BOOTP_GATEWAY | |
111 | #define CONFIG_BOOTP_HOSTNAME | |
112 | #define CONFIG_BOOTP_BOOTPATH | |
113 | #define CONFIG_BOOTP_VENDOREX | |
114 | #define CONFIG_BOOTP_DNS | |
115 | #define CONFIG_BOOTP_BOOTFILESIZE | |
116 | ||
c609719b | 117 | |
8bde7f77 | 118 | /* |
7f70e853 WD |
119 | * how many time to fail & restart a net-TFTP before giving up & resetting |
120 | * the board hoping that a reset of net interface might help.. | |
121 | */ | |
122 | #define CONFIG_NET_RESET 5 | |
123 | ||
8bde7f77 | 124 | /* |
c609719b WD |
125 | * bauds. Just to make it compile; in our case, I read the base_baud |
126 | * from the DCR anyway, so its kinda-tied to the above ref. clock which in turn | |
127 | * drives the system clock. | |
128 | */ | |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_BASE_BAUD 403225 |
130 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
c609719b WD |
131 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400} |
132 | ||
c609719b WD |
133 | /* |
134 | * Miscellaneous configurable options | |
135 | */ | |
6d0f6bcf JCPV |
136 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ |
137 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
138 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
139 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ | |
140 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
c609719b WD |
141 | |
142 | ||
6d0f6bcf JCPV |
143 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* where to load what we get from TFTP */ |
144 | #define CONFIG_SYS_TFTP_LOADADDR CONFIG_SYS_LOAD_ADDR | |
145 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
146 | #define CONFIG_SYS_DRAM_TEST 1 | |
c609719b WD |
147 | |
148 | /*----------------------------------------------------------------------- | |
149 | * Start addresses for the final memory configuration | |
150 | * (Set up by the startup code) | |
6d0f6bcf | 151 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
c609719b | 152 | */ |
6d0f6bcf JCPV |
153 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
154 | #define CONFIG_SYS_FLASH_BASE 0xFFC00000 | |
155 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE | |
c609719b | 156 | |
c609719b | 157 | |
6d0f6bcf | 158 | #define CONFIG_SYS_MONITOR_LEN (192 * 1024) /* Reserve 192 kB for Monitor */ |
c609719b WD |
159 | |
160 | /* | |
161 | * For booting Linux, the board info and command line data | |
162 | * have to be in the first 8 MB of memory, since this is | |
163 | * the maximum mapped by the Linux kernel during initialization. | |
164 | */ | |
6d0f6bcf | 165 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
c609719b WD |
166 | /*----------------------------------------------------------------------- |
167 | * FLASH organization | |
168 | */ | |
6d0f6bcf JCPV |
169 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
170 | #define CONFIG_SYS_MAX_FLASH_SECT 64 /* max number of sectors on one chip */ | |
171 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ | |
172 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
c609719b WD |
173 | |
174 | /* BEG ENVIRONNEMENT FLASH: needs to be a whole FlashSector */ | |
0e8d1586 | 175 | #define CONFIG_ENV_OFFSET 0x3c8000 |
5a1aceb0 | 176 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
0e8d1586 JCPV |
177 | #define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment area */ |
178 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */ | |
c609719b | 179 | |
7f70e853 | 180 | /* Memory tests: U-BOOT relocates itself to the top of Ram, so its at |
c609719b WD |
181 | * 32meg-(128k+some_malloc_space+copy-of-ENV sector).. |
182 | */ | |
6d0f6bcf JCPV |
183 | #define CONFIG_SYS_SDRAM_SIZE 32 /* megs of ram */ |
184 | #define CONFIG_SYS_MEMTEST_START 0x2000 /* memtest works from the end of */ | |
c609719b WD |
185 | /* the exception vector table */ |
186 | /* to the end of the DRAM */ | |
187 | /* less monitor and malloc area */ | |
6d0f6bcf JCPV |
188 | #define CONFIG_SYS_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */ |
189 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* 128k for malloc space */ | |
190 | #define CONFIG_SYS_MEM_END_USAGE ( CONFIG_SYS_MONITOR_LEN \ | |
191 | + CONFIG_SYS_MALLOC_LEN \ | |
0e8d1586 | 192 | + CONFIG_ENV_SECT_SIZE \ |
6d0f6bcf | 193 | + CONFIG_SYS_STACK_USAGE ) |
c609719b | 194 | |
6d0f6bcf | 195 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_SIZE * 1024 * 1024 - CONFIG_SYS_MEM_END_USAGE) |
c609719b WD |
196 | /* END ENVIRONNEMENT FLASH */ |
197 | ||
c609719b WD |
198 | /* |
199 | * Init Memory Controller: | |
200 | * | |
201 | * BR0/1 and OR0/1 (FLASH) | |
202 | */ | |
203 | ||
6d0f6bcf | 204 | #define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */ |
c609719b WD |
205 | |
206 | ||
207 | /*----------------------------------------------------------------------- | |
208 | * Definitions for initial stack pointer and data area (in OnChipMem ) | |
209 | */ | |
7f70e853 WD |
210 | #if 1 |
211 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
212 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
213 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF0000000 | |
214 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
215 | ||
216 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
217 | #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */ | |
218 | #define CONFIG_SYS_GBL_DATA_SIZE 256 /* size in bytes reserved for initial data */ | |
219 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
220 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
7f70e853 | 221 | #else |
6d0f6bcf JCPV |
222 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF0000000 |
223 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
224 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of On Chip SRAM */ | |
225 | #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of On Chip SRAM */ | |
226 | #define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */ | |
227 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
228 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
7f70e853 | 229 | #endif |
c609719b WD |
230 | |
231 | /*----------------------------------------------------------------------- | |
232 | * Definitions for Serial Presence Detect EEPROM address | |
233 | */ | |
234 | #define EEPROM_WRITE_ADDRESS 0xA0 | |
235 | #define EEPROM_READ_ADDRESS 0xA1 | |
236 | ||
237 | /* | |
238 | * Internal Definitions | |
239 | * | |
240 | * Boot Flags | |
241 | */ | |
242 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
243 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
244 | ||
245 | #endif /* __CONFIG_H */ |