]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/DU405.h
include/configs: Use new CONFIG_CMD_* in various C* named board config files.
[people/ms/u-boot.git] / include / configs / DU405.h
CommitLineData
c609719b
WD
1/*
2 * (C) Copyright 2001
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
82f4c6ac 35#define CONFIG_IDENT_STRING " $Name: $"
c609719b
WD
36
37#define CONFIG_405GP 1 /* This is a PPC405 CPU */
c837dcb1
WD
38#define CONFIG_4xx 1 /* ...member of PPC4xx family */
39#define CONFIG_DU405 1 /* ...on a DU405 board */
c609719b 40
c837dcb1 41#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
82f4c6ac 42#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
c609719b 43
c837dcb1 44#define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
c609719b
WD
45
46#define CONFIG_BAUDRATE 9600
47#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
48
49#undef CONFIG_BOOTARGS
50#define CONFIG_BOOTCOMMAND "bootm fff00000"
51
a20b27a3
SR
52#define CONFIG_PREBOOT /* enable preboot variable */
53
c609719b
WD
54#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
55#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
56
57#define CONFIG_MII 1 /* MII PHY management */
c837dcb1 58#define CONFIG_PHY_ADDR 0 /* PHY address */
a20b27a3 59#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
c609719b
WD
60
61#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
62 CFG_CMD_PCI | \
63 CFG_CMD_IRQ | \
64 CFG_CMD_IDE | \
65 CFG_CMD_ELF | \
a20b27a3 66 CFG_CMD_MII | \
c609719b 67 CFG_CMD_DATE | \
c837dcb1 68 CFG_CMD_EEPROM )
c609719b
WD
69
70#define CONFIG_MAC_PARTITION
71#define CONFIG_DOS_PARTITION
72
73/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
74#include <cmd_confdefs.h>
75
76#undef CONFIG_WATCHDOG /* watchdog disabled */
77
c837dcb1
WD
78#define CONFIG_RTC_MC146818 /* BQ3285 is MC146818 compatible*/
79#define CFG_RTC_REG_BASE_ADDR 0xF0000080 /* RTC Base Address */
c609719b 80
c837dcb1 81#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
c609719b
WD
82
83/*
84 * Miscellaneous configurable options
85 */
86#define CFG_LONGHELP /* undef to save memory */
87#define CFG_PROMPT "=> " /* Monitor Command Prompt */
88#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
c837dcb1 89#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
c609719b 90#else
c837dcb1 91#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
c609719b
WD
92#endif
93#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
94#define CFG_MAXARGS 16 /* max number of command args */
95#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
96
c837dcb1 97#define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
c609719b
WD
98
99#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
100#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
101
c837dcb1 102#define CFG_EXT_SERIAL_CLOCK 11059200 /* use external serial clock */
c609719b
WD
103
104/* The following table includes the supported baudrates */
c837dcb1 105#define CFG_BAUDRATE_TABLE \
8bde7f77
WD
106 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
107 57600, 115200, 230400, 460800, 921600 }
c609719b
WD
108
109#define CFG_LOAD_ADDR 0x100000 /* default load address */
110#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
111
c837dcb1 112#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
c609719b
WD
113
114#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
115
a20b27a3
SR
116#define CFG_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
117
c609719b
WD
118/*-----------------------------------------------------------------------
119 * PCI stuff
120 *-----------------------------------------------------------------------
121 */
c837dcb1
WD
122#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
123#define PCI_HOST_FORCE 1 /* configure as pci host */
124#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
c609719b 125
c837dcb1
WD
126#define CONFIG_PCI /* include pci support */
127#define CONFIG_PCI_HOST PCI_HOST_AUTO /* select pci host function */
128#define CONFIG_PCI_PNP /* do pci plug-and-play */
129 /* resource configuration */
c609719b 130
c837dcb1 131#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
ad10dd9a 132
c837dcb1 133#define CONFIG_PCI_BOOTDELAY 0 /* enable pci bootdelay variable*/
ad10dd9a 134
c837dcb1
WD
135#define CFG_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
136#define CFG_PCI_SUBSYS_DEVICEID 0x0404 /* PCI Device ID: CPCI-ISER4 */
137#define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */
138#define CFG_PCI_PTM1MS 0xff000001 /* 16MB, enable hard-wired to 1 */
139#define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
140#define CFG_PCI_PTM2LA 0xffe00000 /* point to flash */
141#define CFG_PCI_PTM2MS 0xffe00001 /* 2MB, enable */
142#define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
c609719b
WD
143
144/*-----------------------------------------------------------------------
145 * IDE/ATA stuff
146 *-----------------------------------------------------------------------
147 */
c837dcb1
WD
148#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
149#undef CONFIG_IDE_LED /* no led for ide supported */
150#undef CONFIG_IDE_RESET /* no reset for ide supported */
c609719b 151
c837dcb1
WD
152#define CFG_IDE_MAXBUS 1 /* max. 1 IDE busses */
153#define CFG_IDE_MAXDEVICE (CFG_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */
c609719b 154
c837dcb1
WD
155#define CFG_ATA_BASE_ADDR 0xF0100000
156#define CFG_ATA_IDE0_OFFSET 0x0000
c609719b
WD
157
158#define CFG_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
c837dcb1 159#define CFG_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
c609719b
WD
160#define CFG_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
161
162/*-----------------------------------------------------------------------
163 * Start addresses for the final memory configuration
164 * (Set up by the startup code)
165 * Please note that CFG_SDRAM_BASE _must_ start at 0
166 */
167#define CFG_SDRAM_BASE 0x00000000
168#define CFG_FLASH_BASE 0xFFFD0000
169#define CFG_MONITOR_BASE CFG_FLASH_BASE
170#define CFG_MONITOR_LEN (192 * 1024) /* Reserve 192 kB for Monitor */
171#define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
172
173/*
174 * For booting Linux, the board info and command line data
175 * have to be in the first 8 MB of memory, since this is
176 * the maximum mapped by the Linux kernel during initialization.
177 */
178#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
179/*-----------------------------------------------------------------------
180 * FLASH organization
181 */
182#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
183#define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
184
185#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
186#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
187
c837dcb1
WD
188#define CFG_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
189#define CFG_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
190#define CFG_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
c609719b
WD
191/*
192 * The following defines are added for buggy IOP480 byte interface.
193 * All other boards should use the standard values (CPCI405 etc.)
194 */
c837dcb1
WD
195#define CFG_FLASH_READ0 0x0000 /* 0 is standard */
196#define CFG_FLASH_READ1 0x0001 /* 1 is standard */
197#define CFG_FLASH_READ2 0x0002 /* 2 is standard */
c609719b 198
c837dcb1 199#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
c609719b
WD
200
201/*-----------------------------------------------------------------------
202 * I2C EEPROM (CAT24WC08) for environment
203 */
204#define CONFIG_HARD_I2C /* I2c with hardware support */
205#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
206#define CFG_I2C_SLAVE 0x7F
207
208#define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
c837dcb1
WD
209#define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
210/* mask of address bits that overflow into the "EEPROM chip address" */
c609719b
WD
211#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07
212#define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
213 /* 16 byte page write mode using*/
c837dcb1 214 /* last 4 bits of the address */
c609719b
WD
215#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
216#define CFG_EEPROM_PAGE_WRITE_ENABLE
217
c837dcb1
WD
218#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
219#define CFG_ENV_OFFSET 0x000 /* environment starts at the beginning of the EEPROM */
220#define CFG_ENV_SIZE 0x400 /* 1024 bytes may be used for env vars */
8bde7f77 221 /* total size of a CAT24WC08 is 1024 bytes */
c609719b
WD
222
223/*-----------------------------------------------------------------------
224 * Cache Configuration
225 */
0c8721a4 226#define CFG_DCACHE_SIZE 8192 /* For AMCC 405 CPUs */
c609719b
WD
227#define CFG_CACHELINE_SIZE 32 /* ... */
228#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
229#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
230#endif
231
232/*
233 * Init Memory Controller:
234 *
235 * BR0/1 and OR0/1 (FLASH)
236 */
237
238#define FLASH_BASE0_PRELIM 0xFF800000 /* FLASH bank #0 */
239#define FLASH_BASE1_PRELIM 0xFFC00000 /* FLASH bank #1 */
240
241/*-----------------------------------------------------------------------
242 * External Bus Controller (EBC) Setup
243 */
244
c837dcb1
WD
245#define FLASH0_BA 0xFFC00000 /* FLASH 0 Base Address */
246#define FLASH1_BA 0xFF800000 /* FLASH 1 Base Address */
247#define CAN_BA 0xF0000000 /* CAN Base Address */
248#define DUART_BA 0xF0300000 /* DUART Base Address */
249#define CF_BA 0xF0100000 /* CompactFlash Base Address */
250#define SRAM_BA 0xF0200000 /* SRAM Base Address */
251#define DURAG_IO_BA 0xF0400000 /* DURAG Bus IO Base Address */
252#define DURAG_MEM_BA 0xF0500000 /* DURAG Bus Mem Base Address */
c609719b 253
c837dcb1 254#define FPGA_MODE_REG (DUART_BA+0x80) /* FPGA Mode Register */
c609719b 255
c837dcb1
WD
256/* Memory Bank 0 (Flash Bank 0) initialization */
257#define CFG_EBC_PB0AP 0x92015480
258#define CFG_EBC_PB0CR FLASH0_BA | 0x5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
c609719b 259
c837dcb1
WD
260/* Memory Bank 1 (Flash Bank 1) initialization */
261#define CFG_EBC_PB1AP 0x92015480
262#define CFG_EBC_PB1CR FLASH1_BA | 0x5A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=16bit */
c609719b 263
c837dcb1
WD
264/* Memory Bank 2 (CAN0) initialization */
265#define CFG_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
266#define CFG_EBC_PB2CR CAN_BA | 0x18000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
c609719b 267
c837dcb1
WD
268/* Memory Bank 3 (DUART) initialization */
269#define CFG_EBC_PB3AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
270#define CFG_EBC_PB3CR DUART_BA | 0x18000 /* BAS=0xF03,BS=1MB,BU=R/W,BW=8bit */
c609719b 271
c837dcb1
WD
272/* Memory Bank 4 (CompactFlash IDE) initialization */
273#define CFG_EBC_PB4AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
274#define CFG_EBC_PB4CR CF_BA | 0x1A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
c609719b 275
c837dcb1
WD
276/* Memory Bank 5 (SRAM) initialization */
277#define CFG_EBC_PB5AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
278#define CFG_EBC_PB5CR SRAM_BA | 0x1A000 /* BAS=0xF02,BS=1MB,BU=R/W,BW=16bit */
c609719b 279
c837dcb1
WD
280/* Memory Bank 6 (DURAG Bus IO Space) initialization */
281#define CFG_EBC_PB6AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
282#define CFG_EBC_PB6CR DURAG_IO_BA | 0x18000 /* BAS=0xF04,BS=1MB,BU=R/W,BW=8bit*/
c609719b 283
c837dcb1
WD
284/* Memory Bank 7 (DURAG Bus Mem Space) initialization */
285#define CFG_EBC_PB7AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
286#define CFG_EBC_PB7CR DURAG_MEM_BA | 0x18000 /* BAS=0xF05,BS=1MB,BU=R/W,BW=8bit */
c609719b
WD
287
288
289/*-----------------------------------------------------------------------
290 * Definitions for initial stack pointer and data area (in DPRAM)
291 */
292
293/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
c837dcb1 294#define CFG_TEMP_STACK_OCM 1
c609719b
WD
295
296/* On Chip Memory location */
297#define CFG_OCM_DATA_ADDR 0xF8000000
298#define CFG_OCM_DATA_SIZE 0x1000
299
300#define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */
301#define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */
302#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
303#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
c837dcb1 304#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
c609719b
WD
305
306
307/*
308 * Internal Definitions
309 *
310 * Boot Flags
311 */
312#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
313#define BOOTFLAG_WARM 0x02 /* Software reboot */
314
315#endif /* __CONFIG_H */