]>
Commit | Line | Data |
---|---|---|
384ae025 | 1 | /* |
29f8f58f | 2 | * (C) Copyright 2000-2008 |
384ae025 WD |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
384ae025 WD |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
15 | /* | |
16 | * High Level Configuration Options | |
17 | * (easy to change) | |
18 | */ | |
19 | ||
20 | #define CONFIG_MPC860 1 /* This is a MPC860 CPU */ | |
21 | #define CONFIG_FPS860L 1 /* ...on a FingerPrint Sensor */ | |
22 | ||
2ae18241 WD |
23 | #define CONFIG_SYS_TEXT_BASE 0x40000000 |
24 | ||
384ae025 | 25 | #define CONFIG_8xx_CONS_SMC2 1 /* Console is on SMC2 */ |
3cb7a480 WD |
26 | #define CONFIG_SYS_SMC_RXBUFLEN 128 |
27 | #define CONFIG_SYS_MAXIDLE 10 | |
384ae025 | 28 | #define CONFIG_BAUDRATE 115200 |
eb6da805 WD |
29 | |
30 | #define CONFIG_BOOTCOUNT_LIMIT | |
31 | ||
384ae025 | 32 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ |
384ae025 | 33 | |
384ae025 WD |
34 | #define CONFIG_BOARD_TYPES 1 /* support board types */ |
35 | ||
32bf3d14 | 36 | #define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo" |
eb6da805 WD |
37 | |
38 | #undef CONFIG_BOOTARGS | |
39 | ||
40 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
41 | "netdev=eth0\0" \ | |
42 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
43 | "nfsroot=${serverip}:${rootpath}\0" \ | |
44 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
45 | "addip=setenv bootargs ${bootargs} " \ | |
46 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
47 | ":${hostname}:${netdev}:off panic=1\0" \ | |
48 | "flash_nfs=run nfsargs addip;" \ | |
49 | "bootm ${kernel_addr}\0" \ | |
50 | "flash_self=run ramargs addip;" \ | |
51 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
52 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \ | |
53 | "rootpath=/opt/eldk/ppc_8xx\0" \ | |
29f8f58f WD |
54 | "hostname=FPS860L\0" \ |
55 | "bootfile=FPS860L/uImage\0" \ | |
eb6da805 WD |
56 | "fdt_addr=40040000\0" \ |
57 | "kernel_addr=40060000\0" \ | |
58 | "ramdisk_addr=40200000\0" \ | |
29f8f58f WD |
59 | "u-boot=FPS860L/u-image.bin\0" \ |
60 | "load=tftp 200000 ${u-boot}\0" \ | |
61 | "update=prot off 40000000 +${filesize};" \ | |
62 | "era 40000000 +${filesize};" \ | |
63 | "cp.b 200000 40000000 ${filesize};" \ | |
64 | "sete filesize;save\0" \ | |
eb6da805 WD |
65 | "" |
66 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
384ae025 WD |
67 | |
68 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 69 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */ |
384ae025 WD |
70 | |
71 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
72 | ||
5d2ebe1b JL |
73 | /* |
74 | * BOOTP options | |
75 | */ | |
76 | #define CONFIG_BOOTP_SUBNETMASK | |
77 | #define CONFIG_BOOTP_GATEWAY | |
78 | #define CONFIG_BOOTP_HOSTNAME | |
79 | #define CONFIG_BOOTP_BOOTPATH | |
80 | #define CONFIG_BOOTP_BOOTFILESIZE | |
81 | #define CONFIG_BOOTP_SUBNETMASK | |
82 | #define CONFIG_BOOTP_GATEWAY | |
83 | #define CONFIG_BOOTP_HOSTNAME | |
84 | #define CONFIG_BOOTP_NISDOMAIN | |
85 | #define CONFIG_BOOTP_BOOTPATH | |
86 | #define CONFIG_BOOTP_DNS | |
87 | #define CONFIG_BOOTP_DNS2 | |
88 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
89 | #define CONFIG_BOOTP_NTPSERVER | |
90 | #define CONFIG_BOOTP_TIMEOFFSET | |
384ae025 WD |
91 | |
92 | #define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */ | |
93 | ||
60a0876b JL |
94 | /* |
95 | * Command line configuration. | |
96 | */ | |
97 | #include <config_cmd_default.h> | |
eb6da805 | 98 | |
60a0876b JL |
99 | #define CONFIG_CMD_ASKENV |
100 | #define CONFIG_CMD_DATE | |
101 | #define CONFIG_CMD_DHCP | |
29f8f58f | 102 | #define CONFIG_CMD_JFFS2 |
60a0876b JL |
103 | #define CONFIG_CMD_NFS |
104 | #define CONFIG_CMD_SNTP | |
105 | ||
384ae025 | 106 | |
29f8f58f WD |
107 | #define CONFIG_NETCONSOLE |
108 | ||
109 | ||
384ae025 WD |
110 | /* |
111 | * Miscellaneous configurable options | |
112 | */ | |
6d0f6bcf | 113 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
eb6da805 WD |
114 | |
115 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
6d0f6bcf | 116 | #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */ |
eb6da805 | 117 | |
60a0876b | 118 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 119 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
384ae025 | 120 | #else |
6d0f6bcf | 121 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
384ae025 | 122 | #endif |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
124 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
125 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
384ae025 | 126 | |
6d0f6bcf JCPV |
127 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
128 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
384ae025 | 129 | |
6d0f6bcf | 130 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
384ae025 | 131 | |
384ae025 WD |
132 | /* |
133 | * Low Level Configuration Settings | |
134 | * (address mappings, register initial values, etc.) | |
135 | * You should know what you are doing if you make changes here. | |
136 | */ | |
137 | /*----------------------------------------------------------------------- | |
138 | * Internal Memory Mapped Register | |
139 | */ | |
6d0f6bcf | 140 | #define CONFIG_SYS_IMMR 0xFFF00000 |
384ae025 WD |
141 | |
142 | /*----------------------------------------------------------------------- | |
143 | * Definitions for initial stack pointer and data area (in DPRAM) | |
144 | */ | |
6d0f6bcf | 145 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR |
553f0982 | 146 | #define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */ |
25ddd1fb | 147 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 148 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
384ae025 WD |
149 | |
150 | /*----------------------------------------------------------------------- | |
151 | * Start addresses for the final memory configuration | |
152 | * (Set up by the startup code) | |
6d0f6bcf | 153 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
384ae025 | 154 | */ |
6d0f6bcf JCPV |
155 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
156 | #define CONFIG_SYS_FLASH_BASE 0x40000000 | |
157 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
158 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
159 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
384ae025 WD |
160 | |
161 | /* | |
162 | * For booting Linux, the board info and command line data | |
163 | * have to be in the first 8 MB of memory, since this is | |
164 | * the maximum mapped by the Linux kernel during initialization. | |
165 | */ | |
6d0f6bcf | 166 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
384ae025 WD |
167 | |
168 | /*----------------------------------------------------------------------- | |
169 | * FLASH organization | |
170 | */ | |
384ae025 | 171 | |
29f8f58f | 172 | /* use CFI flash driver */ |
6d0f6bcf | 173 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
00b1883a | 174 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */ |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size } |
176 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
177 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 | |
178 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ | |
179 | #define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */ | |
384ae025 | 180 | |
5a1aceb0 | 181 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 JCPV |
182 | #define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */ |
183 | #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */ | |
384ae025 WD |
184 | |
185 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
186 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE) |
187 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
384ae025 | 188 | |
6d0f6bcf | 189 | #define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */ |
29f8f58f | 190 | |
7c803be2 WD |
191 | #define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */ |
192 | ||
29f8f58f WD |
193 | /*----------------------------------------------------------------------- |
194 | * Dynamic MTD partition support | |
195 | */ | |
68d7d651 | 196 | #define CONFIG_CMD_MTDPARTS |
942556a9 SR |
197 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
198 | #define CONFIG_FLASH_CFI_MTD | |
29f8f58f WD |
199 | #define MTDIDS_DEFAULT "nor0=TQM8xxL-0" |
200 | ||
201 | #define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \ | |
202 | "128k(dtb)," \ | |
203 | "1664k(kernel)," \ | |
204 | "2m(rootfs)," \ | |
cd82919e | 205 | "4m(data)" |
29f8f58f | 206 | |
384ae025 WD |
207 | /*----------------------------------------------------------------------- |
208 | * Hardware Information Block | |
209 | */ | |
6d0f6bcf JCPV |
210 | #define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */ |
211 | #define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */ | |
212 | #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */ | |
384ae025 WD |
213 | |
214 | /*----------------------------------------------------------------------- | |
215 | * Cache Configuration | |
216 | */ | |
6d0f6bcf | 217 | #define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ |
60a0876b | 218 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 219 | #define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */ |
384ae025 WD |
220 | #endif |
221 | ||
222 | /*----------------------------------------------------------------------- | |
223 | * SYPCR - System Protection Control 11-9 | |
224 | * SYPCR can only be written once after reset! | |
225 | *----------------------------------------------------------------------- | |
226 | * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze | |
227 | */ | |
228 | #if defined(CONFIG_WATCHDOG) | |
6d0f6bcf | 229 | #define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ |
384ae025 WD |
230 | SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP) |
231 | #else | |
6d0f6bcf | 232 | #define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP) |
384ae025 WD |
233 | #endif |
234 | ||
235 | /*----------------------------------------------------------------------- | |
236 | * SIUMCR - SIU Module Configuration 11-6 | |
237 | *----------------------------------------------------------------------- | |
238 | * PCMCIA config., multi-function pin tri-state | |
239 | */ | |
6d0f6bcf | 240 | #define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
384ae025 WD |
241 | |
242 | /*----------------------------------------------------------------------- | |
243 | * TBSCR - Time Base Status and Control 11-26 | |
244 | *----------------------------------------------------------------------- | |
245 | * Clear Reference Interrupt Status, Timebase freezing enabled | |
246 | */ | |
6d0f6bcf | 247 | #define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF) |
384ae025 WD |
248 | |
249 | /*----------------------------------------------------------------------- | |
250 | * RTCSC - Real-Time Clock Status and Control Register 11-27 | |
251 | *----------------------------------------------------------------------- | |
252 | */ | |
6d0f6bcf | 253 | #define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) |
384ae025 WD |
254 | |
255 | /*----------------------------------------------------------------------- | |
256 | * PISCR - Periodic Interrupt Status and Control 11-31 | |
257 | *----------------------------------------------------------------------- | |
258 | * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled | |
259 | */ | |
6d0f6bcf | 260 | #define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF) |
384ae025 WD |
261 | |
262 | /*----------------------------------------------------------------------- | |
263 | * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30 | |
264 | *----------------------------------------------------------------------- | |
265 | * Reset PLL lock status sticky bit, timer expired status bit and timer | |
266 | * interrupt status bit - leave PLL multiplication factor unchanged ! | |
267 | */ | |
6d0f6bcf | 268 | #define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST) |
384ae025 WD |
269 | |
270 | /*----------------------------------------------------------------------- | |
271 | * SCCR - System Clock and reset Control Register 15-27 | |
272 | *----------------------------------------------------------------------- | |
273 | * Set clock output, timebase and RTC source and divider, | |
274 | * power management and some other internal clocks | |
275 | */ | |
276 | #define SCCR_MASK SCCR_EBDF11 | |
6d0f6bcf | 277 | #define CONFIG_SYS_SCCR (SCCR_TBS | \ |
384ae025 WD |
278 | SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ |
279 | SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ | |
280 | SCCR_DFALCD00) | |
281 | ||
282 | /*----------------------------------------------------------------------- | |
283 | * PCMCIA stuff | |
284 | *----------------------------------------------------------------------- | |
285 | * | |
286 | */ | |
6d0f6bcf JCPV |
287 | #define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000) |
288 | #define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 ) | |
289 | #define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000) | |
290 | #define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 ) | |
291 | #define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000) | |
292 | #define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 ) | |
293 | #define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000) | |
294 | #define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 ) | |
384ae025 WD |
295 | |
296 | /*----------------------------------------------------------------------- | |
297 | * | |
298 | *----------------------------------------------------------------------- | |
299 | * | |
300 | */ | |
6d0f6bcf | 301 | #define CONFIG_SYS_DER 0 |
384ae025 WD |
302 | |
303 | /* | |
304 | * Init Memory Controller: | |
305 | * | |
306 | * BR0/1 and OR0/1 (FLASH) | |
307 | */ | |
308 | ||
309 | #define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */ | |
310 | #define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */ | |
311 | ||
312 | /* used to re-map FLASH both when starting from SRAM or FLASH: | |
313 | * restrict access enough to keep SRAM working (if any) | |
314 | * but not too much to meddle with FLASH accesses | |
315 | */ | |
6d0f6bcf JCPV |
316 | #define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */ |
317 | #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */ | |
384ae025 | 318 | |
29f8f58f WD |
319 | /* |
320 | * FLASH timing: | |
321 | */ | |
6d0f6bcf | 322 | #define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \ |
29f8f58f | 323 | OR_SCY_3_CLK | OR_EHTR | OR_BI) |
384ae025 | 324 | |
6d0f6bcf JCPV |
325 | #define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) |
326 | #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) | |
327 | #define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V ) | |
384ae025 | 328 | |
6d0f6bcf JCPV |
329 | #define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP |
330 | #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM | |
331 | #define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V ) | |
384ae025 WD |
332 | |
333 | /* | |
334 | * BR2/3 and OR2/3 (SDRAM) | |
335 | * | |
336 | */ | |
337 | #define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */ | |
338 | #define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */ | |
339 | #define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */ | |
340 | ||
341 | /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */ | |
6d0f6bcf | 342 | #define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00 |
384ae025 | 343 | |
6d0f6bcf JCPV |
344 | #define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM ) |
345 | #define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
384ae025 | 346 | |
6d0f6bcf JCPV |
347 | #define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM |
348 | #define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
384ae025 WD |
349 | |
350 | /* | |
351 | * Memory Periodic Timer Prescaler | |
29f8f58f WD |
352 | * |
353 | * The Divider for PTA (refresh timer) configuration is based on an | |
354 | * example SDRAM configuration (64 MBit, one bank). The adjustment to | |
355 | * the number of chip selects (NCS) and the actually needed refresh | |
356 | * rate is done by setting MPTPR. | |
357 | * | |
358 | * PTA is calculated from | |
359 | * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS) | |
360 | * | |
361 | * gclk CPU clock (not bus clock!) | |
362 | * Trefresh Refresh cycle * 4 (four word bursts used) | |
363 | * | |
364 | * 4096 Rows from SDRAM example configuration | |
365 | * 1000 factor s -> ms | |
366 | * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration | |
367 | * 4 Number of refresh cycles per period | |
368 | * 64 Refresh cycle in ms per number of rows | |
369 | * -------------------------------------------- | |
370 | * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000 | |
371 | * | |
372 | * 50 MHz => 50.000.000 / Divider = 98 | |
373 | * 66 Mhz => 66.000.000 / Divider = 129 | |
374 | * 80 Mhz => 80.000.000 / Divider = 156 | |
384ae025 WD |
375 | */ |
376 | ||
6d0f6bcf JCPV |
377 | #define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64)) |
378 | #define CONFIG_SYS_MAMR_PTA 98 | |
384ae025 | 379 | |
29f8f58f WD |
380 | /* |
381 | * For 16 MBit, refresh rates could be 31.3 us | |
382 | * (= 64 ms / 2K = 125 / quad bursts). | |
383 | * For a simpler initialization, 15.6 us is used instead. | |
384 | * | |
6d0f6bcf JCPV |
385 | * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks |
386 | * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank | |
29f8f58f | 387 | */ |
6d0f6bcf JCPV |
388 | #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */ |
389 | #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */ | |
384ae025 WD |
390 | |
391 | /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */ | |
6d0f6bcf JCPV |
392 | #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */ |
393 | #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */ | |
384ae025 WD |
394 | |
395 | /* | |
396 | * MAMR settings for SDRAM | |
397 | */ | |
398 | ||
399 | /* 8 column SDRAM */ | |
6d0f6bcf | 400 | #define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
384ae025 WD |
401 | MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \ |
402 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
403 | /* 9 column SDRAM */ | |
6d0f6bcf | 404 | #define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
384ae025 WD |
405 | MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \ |
406 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
407 | ||
29f8f58f WD |
408 | #define CONFIG_SCC1_ENET |
409 | ||
7026ead0 HS |
410 | /* pass open firmware flat tree */ |
411 | #define CONFIG_OF_LIBFDT 1 | |
412 | #define CONFIG_OF_BOARD_SETUP 1 | |
413 | #define CONFIG_HWCONFIG 1 | |
414 | ||
384ae025 | 415 | #endif /* __CONFIG_H */ |