]>
Commit | Line | Data |
---|---|---|
a20b27a3 SR |
1 | /* |
2 | * (C) Copyright 2004 | |
3 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /* | |
25 | * board/config.h - configuration options, board specific | |
26 | */ | |
27 | ||
28 | #ifndef __CONFIG_H | |
29 | #define __CONFIG_H | |
30 | ||
31 | /* | |
32 | * High Level Configuration Options | |
33 | * (easy to change) | |
34 | */ | |
35 | ||
36 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ | |
37 | #define CONFIG_4xx 1 /* ...member of PPC4xx family */ | |
38 | #define CONFIG_G2000 1 /* ...on a PLU405 board */ | |
39 | ||
40 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ | |
41 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ | |
42 | ||
43 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ | |
44 | ||
45 | #if 0 /* test-only */ | |
46 | #define CONFIG_BAUDRATE 115200 | |
47 | #else | |
48 | #define CONFIG_BAUDRATE 9600 | |
49 | #endif | |
50 | ||
51 | #define CONFIG_PREBOOT | |
52 | ||
53 | #undef CONFIG_BOOTARGS | |
54 | ||
55 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
56 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
fe126d8b | 57 | "nfsroot=${serverip}:${rootpath}\0" \ |
a20b27a3 | 58 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
fe126d8b WD |
59 | "addip=setenv bootargs ${bootargs} " \ |
60 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
61 | ":${hostname}:${netdev}:off\0" \ | |
62 | "addmisc=setenv bootargs ${bootargs} " \ | |
63 | "console=ttyS0,${baudrate} " \ | |
a20b27a3 SR |
64 | "panic=1\0" \ |
65 | "flash_nfs=run nfsargs addip addmisc;" \ | |
fe126d8b | 66 | "bootm ${kernel_addr}\0" \ |
a20b27a3 | 67 | "flash_self=run ramargs addip addmisc;" \ |
fe126d8b WD |
68 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
69 | "net_nfs=tftp 200000 ${bootfile};" \ | |
a20b27a3 SR |
70 | "run nfsargs addip addmisc;bootm\0" \ |
71 | "rootpath=/opt/eldk/ppc_4xx\0" \ | |
72 | "bootfile=/tftpboot/g2000/pImage\0" \ | |
73 | "kernel_addr=ff800000\0" \ | |
74 | "ramdisk_addr=ff900000\0" \ | |
75 | "pciconfighost=yes\0" \ | |
76 | "" | |
77 | #define CONFIG_BOOTCOMMAND "run net_nfs" | |
78 | ||
6d0f6bcf | 79 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
a20b27a3 SR |
80 | |
81 | #define CONFIG_NET_MULTI 1 | |
82 | ||
96e21f86 | 83 | #define CONFIG_PPC4xx_EMAC |
a20b27a3 SR |
84 | #define CONFIG_MII 1 /* MII PHY management */ |
85 | #define CONFIG_PHY_ADDR 0 /* PHY address */ | |
86 | #define CONFIG_PHY1_ADDR 1 /* PHY address */ | |
87 | ||
88 | #if 0 /* test-only */ | |
89 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ | |
90 | #endif | |
91 | ||
60a0876b | 92 | |
11799434 JL |
93 | /* |
94 | * BOOTP options | |
95 | */ | |
96 | #define CONFIG_BOOTP_BOOTFILESIZE | |
97 | #define CONFIG_BOOTP_BOOTPATH | |
98 | #define CONFIG_BOOTP_GATEWAY | |
99 | #define CONFIG_BOOTP_HOSTNAME | |
100 | ||
101 | ||
60a0876b JL |
102 | /* |
103 | * Command line configuration. | |
104 | */ | |
105 | #include <config_cmd_default.h> | |
106 | ||
107 | #define CONFIG_CMD_DHCP | |
108 | #define CONFIG_CMD_PCI | |
109 | #define CONFIG_CMD_IRQ | |
110 | #define CONFIG_CMD_ELF | |
111 | #define CONFIG_CMD_DATE | |
112 | #define CONFIG_CMD_I2C | |
113 | #define CONFIG_CMD_MII | |
114 | #define CONFIG_CMD_PING | |
115 | #define CONFIG_CMD_BSP | |
116 | #define CONFIG_CMD_EEPROM | |
117 | ||
a20b27a3 SR |
118 | |
119 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
120 | ||
121 | #if 0 /* test-only */ | |
122 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ | |
123 | #endif | |
124 | ||
125 | /* | |
126 | * Miscellaneous configurable options | |
127 | */ | |
6d0f6bcf JCPV |
128 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
129 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
a20b27a3 | 130 | |
6d0f6bcf JCPV |
131 | #undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ |
132 | #ifdef CONFIG_SYS_HUSH_PARSER | |
133 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
a20b27a3 SR |
134 | #endif |
135 | ||
60a0876b | 136 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 137 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
a20b27a3 | 138 | #else |
6d0f6bcf | 139 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
a20b27a3 | 140 | #endif |
6d0f6bcf JCPV |
141 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
142 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
143 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
a20b27a3 | 144 | |
6d0f6bcf | 145 | #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
a20b27a3 | 146 | |
6d0f6bcf | 147 | #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
a20b27a3 SR |
148 | |
149 | #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */ | |
150 | ||
6d0f6bcf JCPV |
151 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
152 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
a20b27a3 | 153 | |
6d0f6bcf | 154 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */ |
6d0f6bcf | 155 | #define CONFIG_SYS_BASE_BAUD 691200 |
a20b27a3 SR |
156 | #undef CONFIG_UART1_CONSOLE /* define for uart1 as console */ |
157 | ||
158 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 159 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
a20b27a3 SR |
160 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
161 | 57600, 115200, 230400, 460800, 921600 } | |
162 | ||
6d0f6bcf JCPV |
163 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
164 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
a20b27a3 | 165 | |
6d0f6bcf | 166 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
a20b27a3 SR |
167 | |
168 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ | |
169 | #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */ | |
170 | ||
171 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ | |
172 | ||
6d0f6bcf | 173 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
a20b27a3 SR |
174 | |
175 | /*----------------------------------------------------------------------------*/ | |
176 | /* adding Ethernet setting: FTS OUI 00:11:0B */ | |
177 | /*----------------------------------------------------------------------------*/ | |
178 | #define CONFIG_ETHADDR 00:11:0B:00:00:01 | |
e2ffd59b | 179 | #define CONFIG_HAS_ETH1 |
a20b27a3 SR |
180 | #define CONFIG_ETH1ADDR 00:11:0B:00:00:02 |
181 | #define CONFIG_IPADDR 10.48.8.178 | |
182 | #define CONFIG_IP1ADDR 10.48.8.188 | |
183 | #define CONFIG_NETMASK 255.255.255.128 | |
184 | #define CONFIG_SERVERIP 10.48.8.138 | |
185 | ||
186 | /*----------------------------------------------------------------------- | |
187 | * RTC stuff | |
188 | *----------------------------------------------------------------------- | |
189 | */ | |
190 | #define CONFIG_RTC_DS1337 | |
6d0f6bcf | 191 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 |
a20b27a3 SR |
192 | |
193 | #if 0 /* test-only */ | |
194 | /*----------------------------------------------------------------------- | |
195 | * NAND-FLASH stuff | |
196 | *----------------------------------------------------------------------- | |
197 | */ | |
6d0f6bcf | 198 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
a20b27a3 | 199 | |
6d0f6bcf JCPV |
200 | #define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */ |
201 | #define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */ | |
202 | #define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */ | |
203 | #define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */ | |
a20b27a3 | 204 | |
a20b27a3 SR |
205 | #endif |
206 | ||
207 | /*----------------------------------------------------------------------- | |
208 | * PCI stuff | |
209 | *----------------------------------------------------------------------- | |
210 | */ | |
211 | #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ | |
212 | #define PCI_HOST_FORCE 1 /* configure as pci host */ | |
213 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ | |
214 | ||
215 | #define CONFIG_PCI /* include pci support */ | |
216 | #define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */ | |
217 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
218 | /* resource configuration */ | |
219 | ||
220 | #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ | |
221 | ||
222 | #define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/ | |
223 | ||
6d0f6bcf JCPV |
224 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ |
225 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ | |
226 | #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ | |
227 | #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */ | |
228 | #define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */ | |
229 | #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ | |
230 | #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */ | |
231 | #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ | |
232 | #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ | |
a20b27a3 SR |
233 | |
234 | /* | |
235 | * For booting Linux, the board info and command line data | |
236 | * have to be in the first 8 MB of memory, since this is | |
237 | * the maximum mapped by the Linux kernel during initialization. | |
238 | */ | |
6d0f6bcf | 239 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
a20b27a3 SR |
240 | |
241 | /*----------------------------------------------------------------------- | |
242 | * FLASH organization | |
243 | */ | |
244 | #if 0 /* APC405 */ | |
6d0f6bcf JCPV |
245 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
246 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ | |
247 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ | |
248 | #undef CONFIG_SYS_FLASH_PROTECTION /* don't use hardware protection */ | |
249 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ | |
250 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* test-only...*/ | |
251 | #define CONFIG_SYS_FLASH_INCREMENT 0x01000000 /* test-only */ | |
a20b27a3 | 252 | #else /* G2000 */ |
6d0f6bcf JCPV |
253 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
254 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ | |
255 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
256 | #undef CONFIG_SYS_FLASH_PROTECTION /* don't use hardware protection */ | |
257 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ | |
258 | #define CONFIG_SYS_FLASH_BASE 0xFF800000 /* test-only...*/ | |
259 | #define CONFIG_SYS_FLASH_INCREMENT 0x01000000 /* test-only */ | |
a20b27a3 SR |
260 | #endif |
261 | ||
6d0f6bcf | 262 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
a20b27a3 | 263 | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_JFFS2_FIRST_BANK 0 /* use for JFFS2 */ |
265 | #define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* ! second bank contains u-boot */ | |
a20b27a3 SR |
266 | |
267 | /*----------------------------------------------------------------------- | |
268 | * Start addresses for the final memory configuration | |
269 | * (Set up by the startup code) | |
6d0f6bcf | 270 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a20b27a3 | 271 | */ |
6d0f6bcf JCPV |
272 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
273 | #define CONFIG_SYS_MONITOR_BASE 0xFFFC0000 | |
274 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ | |
275 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */ | |
a20b27a3 SR |
276 | |
277 | /*----------------------------------------------------------------------- | |
278 | * Environment Variable setup | |
279 | */ | |
280 | #if 1 /* test-only */ | |
bb1f8b4f | 281 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
0e8d1586 JCPV |
282 | #define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */ |
283 | #define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/ | |
a20b27a3 SR |
284 | /* total size of a CAT24WC16 is 2048 bytes */ |
285 | ||
286 | #else /* DEFAULT: environment in flash, using redundand flash sectors */ | |
287 | ||
5a1aceb0 | 288 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
0e8d1586 JCPV |
289 | #define CONFIG_ENV_ADDR 0xFFFA0000 /* environment starts before u-boot */ |
290 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128k bytes may be used for env vars*/ | |
a20b27a3 SR |
291 | |
292 | #endif | |
293 | ||
294 | /*----------------------------------------------------------------------- | |
295 | * I2C EEPROM (CAT24WC16) for environment | |
296 | */ | |
297 | #define CONFIG_HARD_I2C /* I2c with hardware support */ | |
6d0f6bcf JCPV |
298 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
299 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
a20b27a3 | 300 | |
6d0f6bcf | 301 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT24WC08 */ |
a20b27a3 | 302 | /* CAT24WC08/16... */ |
6d0f6bcf | 303 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ |
a20b27a3 | 304 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
305 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
306 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ | |
a20b27a3 SR |
307 | /* 16 byte page write mode using*/ |
308 | /* last 4 bits of the address */ | |
6d0f6bcf | 309 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
a20b27a3 | 310 | |
a20b27a3 SR |
311 | /*----------------------------------------------------------------------- |
312 | * External Bus Controller (EBC) Setup | |
313 | */ | |
314 | ||
315 | /* Memory Bank 0 (Intel Strata Flash) initialization */ | |
6d0f6bcf JCPV |
316 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
317 | #define CONFIG_SYS_EBC_PB0CR 0xFF87A000 /* BAS=0xFF8,BS=08MB,BU=R/W,BW=16bit*/ | |
a20b27a3 SR |
318 | |
319 | /* Memory Bank 1 ( Power TAU) initialization */ | |
6d0f6bcf JCPV |
320 | /* #define CONFIG_SYS_EBC_PB1AP 0x04041000 */ |
321 | /* #define CONFIG_SYS_EBC_PB1CR 0xF0018000 */ /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
322 | #define CONFIG_SYS_EBC_PB1AP 0x00000000 | |
323 | #define CONFIG_SYS_EBC_PB1CR 0x00000000 | |
a20b27a3 SR |
324 | |
325 | /* Memory Bank 2 (Intel Flash) initialization */ | |
6d0f6bcf JCPV |
326 | #define CONFIG_SYS_EBC_PB2AP 0x00000000 |
327 | #define CONFIG_SYS_EBC_PB2CR 0x00000000 | |
a20b27a3 SR |
328 | |
329 | /* Memory Bank 3 (NAND) initialization */ | |
6d0f6bcf JCPV |
330 | #define CONFIG_SYS_EBC_PB3AP 0x92015480 |
331 | #define CONFIG_SYS_EBC_PB3CR 0xF40B8000 /*addr 0xF40, BS=32M,BU=R/W, BW=8bit */ | |
a20b27a3 SR |
332 | |
333 | /* Memory Bank 4 (FPGA regs) initialization */ | |
6d0f6bcf JCPV |
334 | #define CONFIG_SYS_EBC_PB4AP 0x00000000 |
335 | #define CONFIG_SYS_EBC_PB4CR 0x00000000 /* leave it blank */ | |
a20b27a3 | 336 | |
6d0f6bcf | 337 | #define CONFIG_SYS_NAND_BASE 0xF4000000 |
a20b27a3 SR |
338 | |
339 | /*----------------------------------------------------------------------- | |
340 | * Definitions for initial stack pointer and data area (in data cache) | |
341 | */ | |
342 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 343 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
a20b27a3 SR |
344 | |
345 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
346 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
347 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
348 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
349 | #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */ | |
a20b27a3 | 350 | |
6d0f6bcf JCPV |
351 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
352 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
353 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
a20b27a3 SR |
354 | |
355 | /*----------------------------------------------------------------------- | |
356 | * Definitions for GPIO setup (PPC405EP specific) | |
357 | * | |
358 | * GPIO0[0] - External Bus Controller BLAST output | |
359 | * GPIO0[1-9] - Instruction trace outputs | |
360 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs | |
361 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs | |
362 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs | |
363 | * GPIO0[24-27] - UART0 control signal inputs/outputs | |
364 | * GPIO0[28-29] - UART1 data signal input/output | |
365 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs | |
366 | * | |
367 | * following GPIO setting changed for G20000, 080304 | |
368 | */ | |
6d0f6bcf JCPV |
369 | #define CONFIG_SYS_GPIO0_OSRH 0x40005555 |
370 | #define CONFIG_SYS_GPIO0_OSRL 0x40000110 | |
371 | #define CONFIG_SYS_GPIO0_ISR1H 0x00000000 | |
372 | #define CONFIG_SYS_GPIO0_ISR1L 0x15555445 | |
373 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 | |
374 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 | |
375 | #define CONFIG_SYS_GPIO0_TCR 0xF7FF8014 | |
a20b27a3 SR |
376 | |
377 | /* | |
378 | * Internal Definitions | |
379 | * | |
380 | * Boot Flags | |
381 | */ | |
382 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
383 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
384 | ||
385 | /* | |
386 | * Default speed selection (cpu_plb_opb_ebc) in mhz. | |
387 | * This value will be set if iic boot eprom is disabled. | |
388 | */ | |
389 | #if 1 | |
390 | #define PLLMR0_DEFAULT PLLMR0_266_66_33_33 | |
391 | #define PLLMR1_DEFAULT PLLMR1_266_66_33_33 | |
392 | #endif | |
393 | #if 0 | |
394 | #define PLLMR0_DEFAULT PLLMR0_266_133_66_33 | |
395 | #define PLLMR1_DEFAULT PLLMR1_266_133_66_33 | |
396 | #endif | |
397 | #if 0 | |
398 | #define PLLMR0_DEFAULT PLLMR0_200_100_50_33 | |
399 | #define PLLMR1_DEFAULT PLLMR1_200_100_50_33 | |
400 | #endif | |
401 | #if 0 | |
402 | #define PLLMR0_DEFAULT PLLMR0_133_66_66_33 | |
403 | #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 | |
404 | #endif | |
405 | ||
406 | #endif /* __CONFIG_H */ |