]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/GTH.h
Blackfin: unify default I2C settings for ADI boards
[people/ms/u-boot.git] / include / configs / GTH.h
CommitLineData
0f8c9768
WD
1/*
2 * Parameters for GTH board
3 * Based on FADS860T
4 * by thomas.lange@corelatus.com
5
6 * A collection of structures, addresses, and values associated with
7 * the Motorola 860T FADS board. Copied from the MBX stuff.
8 * Magnus Damm added defines for 8xxrom and extended bd_info.
9 * Helmut Buchsbaum added bitvalues for BCSRx
10 *
11 * Copyright (c) 1998 Dan Malek (dmalek@jlc.net)
12 */
13
14/*
15 * ff000000 -> ff00ffff : IMAP internal in the cpu
16 * e0000000 -> ennnnnnn : pcmcia
17 * 98000000 -> 983nnnnn : FPGA 4MB
18 * 90000000 -> 903nnnnn : FPGA 4MB
19 * 80000000 -> 80nnnnnn : flash connected to CS0, final ( real ) location
20 * 00000000 -> nnnnnnnn : sdram
21 */
22
23/* ------------------------------------------------------------------------- */
24
25/*
26 * board/config.h - configuration options, board specific
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32/*
33 * High Level Configuration Options
34 * (easy to change)
35 */
36#include <mpc8xx_irq.h>
37
38#define CONFIG_MPC860 1
39#define CONFIG_MPC860T 1
40#define CONFIG_GTH 1
41
42#define CONFIG_MISC_INIT_R 1
43
44#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
45#undef CONFIG_8xx_CONS_SMC2
46#undef CONFIG_8xx_CONS_NONE
47#define CONFIG_BAUDRATE 9600
48#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
49
50#define MPC8XX_FACT 3 /* Multiply by 3 */
51#define MPC8XX_XIN 16384000 /* 16.384 MHz */
52#define MPC8XX_HZ ((MPC8XX_XIN) * (MPC8XX_FACT))
53
54#define CONFIG_BOOTDELAY 1 /* autoboot after 0 seconds */
55
56#define CONFIG_ENV_OVERWRITE 1 /* Allow change of ethernet address */
57
58#define CONFIG_BOOT_RETRY_TIME 5 /* Retry boot in 5 secs */
59
60#define CONFIG_RESET_TO_RETRY 1 /* If timeout waiting for command, perform a reset */
61
62/* Only interrupt boot if space is pressed */
63/* If a long serial cable is connected but */
64/* other end is dead, garbage will be read */
f2302d44
SR
65#define CONFIG_AUTOBOOT_KEYED 1
66#define CONFIG_AUTOBOOT_PROMPT \
67 "Press space to abort autoboot in %d second\n", bootdelay
0f8c9768
WD
68#define CONFIG_AUTOBOOT_DELAY_STR "d"
69#define CONFIG_AUTOBOOT_STOP_STR " "
70
71#if 0
72/* Net boot */
73/* Loads a tftp image and starts it */
74#define CONFIG_BOOTCOMMAND "bootp;bootm 100000" /* autoboot command */
75#define CONFIG_BOOTARGS "panic=1"
76#else
77/* Compact flash boot */
78#define CONFIG_BOOTARGS "panic=1 root=/dev/hda7"
79#define CONFIG_BOOTCOMMAND "disk 100000 0:5;bootm 100000"
80#endif
81
82/* Enable watchdog */
83#define CONFIG_WATCHDOG 1
84
85/* choose SCC1 ethernet (10BASET on motherboard)
86 * or FEC ethernet (10/100 on daughterboard)
87 */
88#if 1
89#define CONFIG_SCC1_ENET 1 /* use SCC1 ethernet */
90#undef CONFIG_FEC_ENET /* disable FEC ethernet */
6d0f6bcf 91#define CONFIG_SYS_DISCOVER_PHY
0f8c9768
WD
92#else
93#undef CONFIG_SCC1_ENET /* disable SCC1 ethernet */
94#define CONFIG_FEC_ENET 1 /* use FEC ethernet */
6d0f6bcf 95#define CONFIG_SYS_DISCOVER_PHY
0f8c9768
WD
96#endif
97#if defined(CONFIG_SCC1_ENET) && defined(CONFIG_FEC_ENET)
98#error Both CONFIG_SCC1_ENET and CONFIG_FEC_ENET configured
99#endif
100
60a0876b 101
11799434
JL
102/*
103 * BOOTP options
104 */
105#define CONFIG_BOOTP_BOOTFILESIZE
106#define CONFIG_BOOTP_BOOTPATH
107#define CONFIG_BOOTP_GATEWAY
108#define CONFIG_BOOTP_HOSTNAME
109
110
60a0876b
JL
111/*
112 * Command line configuration.
113 */
114#include <config_cmd_default.h>
115
116#define CONFIG_CMD_IDE
117
118
0f8c9768
WD
119#define CONFIG_MAC_PARTITION
120#define CONFIG_DOS_PARTITION
121
0f8c9768
WD
122/*
123 * Miscellaneous configurable options
124 */
6d0f6bcf 125#define CONFIG_SYS_PROMPT "=>" /* Monitor Command Prompt */
60a0876b 126#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 127#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
0f8c9768 128#else
6d0f6bcf 129#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
0f8c9768 130#endif
6d0f6bcf
JCPV
131#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
132#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
133#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
0f8c9768 134
6d0f6bcf
JCPV
135#define CONFIG_SYS_MEMTEST_START 0x0100000 /* memtest works on */
136#define CONFIG_SYS_MEMTEST_END 0x0400000 /* 1 ... 4 MB in DRAM */
0f8c9768
WD
137
138/* Default location to load data from net */
6d0f6bcf 139#define CONFIG_SYS_LOAD_ADDR 0x100000
0f8c9768 140
6d0f6bcf 141#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
0f8c9768 142
6d0f6bcf 143#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400 }
0f8c9768
WD
144
145/*
146 * Low Level Configuration Settings
147 * (address mappings, register initial values, etc.)
148 * You should know what you are doing if you make changes here.
149 */
150/*-----------------------------------------------------------------------
151 * Internal Memory Mapped Register
152 */
6d0f6bcf
JCPV
153#define CONFIG_SYS_IMMR 0xFF000000
154#define CONFIG_SYS_IMMR_SIZE ((uint)(64 * 1024))
0f8c9768
WD
155
156/*-----------------------------------------------------------------------
157 * Definitions for initial stack pointer and data area (in DPRAM)
158 */
6d0f6bcf
JCPV
159#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
160#define CONFIG_SYS_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
161#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
162#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
163#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
0f8c9768
WD
164
165/*-----------------------------------------------------------------------
166 * Start addresses for the final memory configuration
167 * (Set up by the startup code)
6d0f6bcf 168 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
0f8c9768 169 */
6d0f6bcf 170#define CONFIG_SYS_SDRAM_BASE 0x00000000
0f8c9768 171
6d0f6bcf 172#define CONFIG_SYS_FLASH_BASE 0x80000000
0f8c9768 173
6d0f6bcf 174#define CONFIG_SYS_FLASH_SIZE ((uint)(8 * 1024 * 1024)) /* max 8Mbyte */
0f8c9768 175
6d0f6bcf 176#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
0f8c9768 177
6d0f6bcf 178#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
0f8c9768 179
6d0f6bcf 180#define CONFIG_SYS_MALLOC_LEN (384 << 10) /* Reserve 384 kB for malloc() */
0f8c9768
WD
181
182/*
183 * For booting Linux, the board info and command line data
184 * have to be in the first 8 MB of memory, since this is
185 * the maximum mapped by the Linux kernel during initialization.
186 */
6d0f6bcf 187#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
0f8c9768
WD
188/*-----------------------------------------------------------------------
189 * FLASH organization
190 */
6d0f6bcf
JCPV
191#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
192#define CONFIG_SYS_MAX_FLASH_SECT 8 /* max number of sectors on one chip */
0f8c9768 193
6d0f6bcf
JCPV
194#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
195#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
0f8c9768 196
5a1aceb0 197#define CONFIG_ENV_IS_IN_FLASH 1
bb1f8b4f 198#undef CONFIG_ENV_IS_IN_EEPROM
0e8d1586
JCPV
199#define CONFIG_ENV_OFFSET 0x000E0000
200#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
0f8c9768 201
0e8d1586 202#define CONFIG_ENV_SECT_SIZE 0x50000 /* see README - env sector total size */
0f8c9768
WD
203
204/*-----------------------------------------------------------------------
205 * Cache Configuration
206 */
6d0f6bcf 207#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
60a0876b 208#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 209#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
0f8c9768
WD
210#endif
211
212/*-----------------------------------------------------------------------
213 * SYPCR - System Protection Control 11-9
214 * SYPCR can only be written once after reset!
215 *-----------------------------------------------------------------------
216 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
217 */
218#if defined(CONFIG_WATCHDOG)
6d0f6bcf 219#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
0f8c9768
WD
220 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
221#else
6d0f6bcf 222#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
0f8c9768
WD
223#endif
224
225/*-----------------------------------------------------------------------
226 * SIUMCR - SIU Module Configuration 11-6
227 *-----------------------------------------------------------------------
228 * PCMCIA config., multi-function pin tri-state
229 */
6d0f6bcf 230#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
0f8c9768
WD
231
232/*-----------------------------------------------------------------------
233 * TBSCR - Time Base Status and Control 11-26
234 *-----------------------------------------------------------------------
235 * Clear Reference Interrupt Status, Timebase freezing enabled
236 */
6d0f6bcf 237#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
0f8c9768
WD
238
239/*----------------------------------------------------------------------
240 * RTCSC - Real-Time Clock Status and Control Register 11-27
241 *-----------------------------------------------------------------------
242 */
243
244/*FIXME dont use for now */
6d0f6bcf
JCPV
245/*#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) */
246/*#define CONFIG_SYS_RTCSC (RTCSC_RTF) */
0f8c9768
WD
247
248/*-----------------------------------------------------------------------
249 * PISCR - Periodic Interrupt Status and Control 11-31
250 *-----------------------------------------------------------------------
251 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
252 */
6d0f6bcf 253#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
0f8c9768
WD
254/* PITE */
255/*-----------------------------------------------------------------------
256 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
257 *-----------------------------------------------------------------------
258 * set the PLL, the low-power modes and the reset control (15-29)
259 */
6d0f6bcf 260#define CONFIG_SYS_PLPRCR (((MPC8XX_FACT-1) << PLPRCR_MF_SHIFT) | \
0f8c9768
WD
261 PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
262
263/*-----------------------------------------------------------------------
264 * SCCR - System Clock and reset Control Register 15-27
265 *-----------------------------------------------------------------------
266 * Set clock output, timebase and RTC source and divider,
267 * power management and some other internal clocks
268 */
269
270/* FIXME check values */
271#define SCCR_MASK SCCR_EBDF11
6d0f6bcf 272#define CONFIG_SYS_SCCR (SCCR_TBS|SCCR_RTSEL|SCCR_COM00|SCCR_DFSYNC00|SCCR_DFBRG00|SCCR_DFNL000|SCCR_DFNH000|SCCR_DFLCD000|SCCR_DFALCD00)
0f8c9768
WD
273
274 /*-----------------------------------------------------------------------
275 *
276 *-----------------------------------------------------------------------
277 *
278 */
6d0f6bcf 279#define CONFIG_SYS_DER 0
0f8c9768
WD
280
281/* Because of the way the 860 starts up and assigns CS0 the
282* entire address space, we have to set the memory controller
283* differently. Normally, you write the option register
284* first, and then enable the chip select by writing the
285* base register. For CS0, you must write the base register
286* first, followed by the option register.
287*/
288
289/*
290 * Init Memory Controller:
291 *
292 * BR0/1 and OR0/1 (FLASH)
293 */
294/* the other CS:s are determined by looking at parameters in BCSRx */
295
6d0f6bcf 296#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */
0f8c9768 297
6d0f6bcf
JCPV
298#define CONFIG_SYS_REMAP_OR_AM 0xFF800000 /* 4 MB OR addr mask */
299#define CONFIG_SYS_PRELIM_OR_AM 0xFF800000 /* OR addr mask */
0f8c9768
WD
300
301#define FPGA_2_BASE 0x90000000
302#define FPGA_3_BASE 0x98000000
303
304/* FLASH timing: ACS = 10, TRLX = 1, CSNT = 1, SCY = 3, EHTR = 0 */
6d0f6bcf 305#define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_3_CLK | OR_TRLX)
0f8c9768 306
6d0f6bcf 307#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
0f8c9768
WD
308
309
6d0f6bcf
JCPV
310#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) /* 1 Mbyte until detected and only 1 Mbyte is needed*/
311#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V | BR_PS_16 )
0f8c9768
WD
312
313/*
314 * Internal Definitions
315 *
316 * Boot Flags
317 */
318#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
319#define BOOTFLAG_WARM 0x02 /* Software reboot */
320
321#define CONFIG_ETHADDR DE:AD:BE:EF:00:01 /* Ethernet address */
322
323#ifdef CONFIG_MPC860T
324
325/* Interrupt level assignments.
326*/
327#define FEC_INTERRUPT SIU_LEVEL1 /* FEC interrupt */
328
329#endif /* CONFIG_MPC860T */
330
331/* We don't use the 8259.
332*/
333#define NR_8259_INTS 0
334
335/* Machine type
336*/
337#define _MACH_8xx (_MACH_gth)
338
339#ifdef CONFIG_MPC860
340#define PCMCIA_SLOT_A 1
341#define CONFIG_PCMCIA_SLOT_A 1
342#endif
343
6d0f6bcf
JCPV
344#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
345#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
346#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
347#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
348#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
349#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
350#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
351#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
0f8c9768
WD
352
353#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
354#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
355#undef CONFIG_IDE_LED /* LED for ide not supported */
356#undef CONFIG_IDE_RESET /* reset for ide not supported */
357
6d0f6bcf
JCPV
358#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
359#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
0f8c9768 360
6d0f6bcf
JCPV
361#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
362#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
0f8c9768 363/* Offset for data I/O */
6d0f6bcf 364#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
0f8c9768 365/* Offset for normal register accesses */
6d0f6bcf 366#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
0f8c9768 367/* Offset for alternate registers */
6d0f6bcf 368#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
0f8c9768
WD
369
370#define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ /* Force it - dont measure it */
371
372#define PA_FRONT_LED ((u16)0x4) /* PA 13 */
373#define PA_FL_CONFIG ((u16)0x20) /* PA 10 */
374#define PA_FL_CE ((u16)0x1000) /* PA 3 */
375
376#define PB_ID_GND ((u32)1) /* PB 31 */
377#define PB_REV_1 ((u32)2) /* PB 30 */
378#define PB_REV_0 ((u32)4) /* PB 29 */
379#define PB_BLUE_LED ((u32)0x400) /* PB 21 */
380#define PB_EEPROM ((u32)0x800) /* PB 20 */
381#define PB_ID_3 ((u32)0x2000) /* PB 18 */
382#define PB_ID_2 ((u32)0x4000) /* PB 17 */
383#define PB_ID_1 ((u32)0x8000) /* PB 16 */
384#define PB_ID_0 ((u32)0x10000) /* PB 15 */
385
386/* NOTE. This is reset for 100Mbit port only */
387#define PC_ENET100_RESET ((ushort)0x0080) /* PC 8 */
388
389#endif /* __CONFIG_H */