]>
Commit | Line | Data |
---|---|---|
13fdf8a6 SR |
1 | /* |
2 | * (C) Copyright 2001-2003 | |
3 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com | |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
13fdf8a6 SR |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
15 | /* | |
16 | * High Level Configuration Options | |
17 | * (easy to change) | |
18 | */ | |
19 | ||
20 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ | |
c837dcb1 | 21 | #define CONFIG_4xx 1 /* ...member of PPC4xx family */ |
a20b27a3 | 22 | #define CONFIG_HUB405 1 /* ...on a HUB405 board */ |
13fdf8a6 | 23 | |
2ae18241 WD |
24 | #define CONFIG_SYS_TEXT_BASE 0xFFFC0000 |
25 | ||
c837dcb1 WD |
26 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ |
27 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ | |
13fdf8a6 | 28 | |
a20b27a3 | 29 | #define CONFIG_SYS_CLK_FREQ 33330000 /* external frequency to pll */ |
13fdf8a6 | 30 | |
47b1e3d7 SR |
31 | #define CONFIG_BOARD_TYPES 1 /* support board types */ |
32 | ||
13fdf8a6 SR |
33 | #define CONFIG_BAUDRATE 9600 |
34 | #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */ | |
35 | ||
36 | #undef CONFIG_BOOTARGS | |
a20b27a3 SR |
37 | #undef CONFIG_BOOTCOMMAND |
38 | ||
39 | #define CONFIG_PREBOOT /* enable preboot variable */ | |
40 | ||
6d0f6bcf | 41 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
13fdf8a6 | 42 | |
96e21f86 | 43 | #define CONFIG_PPC4xx_EMAC |
13fdf8a6 | 44 | #define CONFIG_MII 1 /* MII PHY management */ |
c837dcb1 | 45 | #define CONFIG_PHY_ADDR 0 /* PHY address */ |
a20b27a3 SR |
46 | #define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */ |
47 | ||
48 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ | |
13fdf8a6 | 49 | |
6c4f4da9 | 50 | |
11799434 JL |
51 | /* |
52 | * BOOTP options | |
53 | */ | |
54 | #define CONFIG_BOOTP_BOOTFILESIZE | |
55 | #define CONFIG_BOOTP_BOOTPATH | |
56 | #define CONFIG_BOOTP_GATEWAY | |
57 | #define CONFIG_BOOTP_HOSTNAME | |
58 | ||
59 | ||
6c4f4da9 JL |
60 | /* |
61 | * Command line configuration. | |
62 | */ | |
63 | #include <config_cmd_default.h> | |
64 | ||
65 | #define CONFIG_CMD_DHCP | |
66 | #define CONFIG_CMD_IRQ | |
67 | #define CONFIG_CMD_ELF | |
68 | #define CONFIG_CMD_NAND | |
69 | #define CONFIG_CMD_I2C | |
70 | #define CONFIG_CMD_MII | |
71 | #define CONFIG_CMD_PING | |
72 | #define CONFIG_CMD_EEPROM | |
73 | ||
13fdf8a6 | 74 | |
c837dcb1 | 75 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
13fdf8a6 | 76 | |
c837dcb1 | 77 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ |
13fdf8a6 SR |
78 | |
79 | /* | |
80 | * Miscellaneous configurable options | |
81 | */ | |
6d0f6bcf | 82 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
13fdf8a6 | 83 | |
6d0f6bcf | 84 | #undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ |
13fdf8a6 | 85 | |
6c4f4da9 | 86 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 87 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
13fdf8a6 | 88 | #else |
6d0f6bcf | 89 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
13fdf8a6 | 90 | #endif |
6d0f6bcf JCPV |
91 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
92 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
93 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
13fdf8a6 | 94 | |
6d0f6bcf | 95 | #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
13fdf8a6 | 96 | |
6d0f6bcf | 97 | #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
13fdf8a6 | 98 | |
6d0f6bcf JCPV |
99 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
100 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
13fdf8a6 | 101 | |
550650dd SR |
102 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
103 | #define CONFIG_SYS_NS16550 | |
104 | #define CONFIG_SYS_NS16550_SERIAL | |
105 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
106 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
107 | ||
6d0f6bcf | 108 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */ |
6d0f6bcf | 109 | #define CONFIG_SYS_BASE_BAUD 691200 |
13fdf8a6 SR |
110 | |
111 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 112 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
13fdf8a6 SR |
113 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
114 | 57600, 115200, 230400, 460800, 921600 } | |
115 | ||
6d0f6bcf JCPV |
116 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
117 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
13fdf8a6 | 118 | |
13fdf8a6 SR |
119 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ |
120 | ||
c837dcb1 | 121 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
13fdf8a6 | 122 | |
6d0f6bcf | 123 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
13fdf8a6 | 124 | |
a20b27a3 SR |
125 | /* Ethernet stuff */ |
126 | #define CONFIG_ENV_OVERWRITE /* Let the user to change the Ethernet MAC addresses */ | |
127 | #define CONFIG_ETHADDR 00:50:C2:1E:AF:FE | |
e2ffd59b | 128 | #define CONFIG_HAS_ETH1 |
a20b27a3 SR |
129 | #define CONFIG_ETH1ADDR 00:50:C2:1E:AF:FD |
130 | ||
13fdf8a6 SR |
131 | /*----------------------------------------------------------------------- |
132 | * NAND-FLASH stuff | |
133 | *----------------------------------------------------------------------- | |
134 | */ | |
6d0f6bcf | 135 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE } |
6d0f6bcf | 136 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
bd84ee4c MF |
137 | #define NAND_BIG_DELAY_US 25 |
138 | ||
6d0f6bcf JCPV |
139 | #define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */ |
140 | #define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */ | |
141 | #define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */ | |
142 | #define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */ | |
13fdf8a6 | 143 | |
6d0f6bcf JCPV |
144 | #define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */ |
145 | #define CONFIG_SYS_NAND_QUIET 1 | |
a20b27a3 | 146 | |
13fdf8a6 SR |
147 | /*----------------------------------------------------------------------- |
148 | * PCI stuff | |
149 | *----------------------------------------------------------------------- | |
150 | */ | |
c837dcb1 WD |
151 | #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ |
152 | #define PCI_HOST_FORCE 1 /* configure as pci host */ | |
153 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ | |
154 | ||
155 | #undef CONFIG_PCI /* include pci support */ | |
156 | #define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */ | |
157 | #undef CONFIG_PCI_PNP /* do pci plug-and-play */ | |
158 | /* resource configuration */ | |
159 | ||
160 | #undef CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ | |
161 | ||
6d0f6bcf JCPV |
162 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ |
163 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ | |
164 | #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ | |
165 | #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */ | |
166 | #define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */ | |
167 | #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ | |
168 | #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */ | |
169 | #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ | |
170 | #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ | |
13fdf8a6 SR |
171 | |
172 | /*----------------------------------------------------------------------- | |
173 | * Start addresses for the final memory configuration | |
174 | * (Set up by the startup code) | |
6d0f6bcf | 175 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
13fdf8a6 | 176 | */ |
6d0f6bcf JCPV |
177 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
178 | #define CONFIG_SYS_FLASH_BASE 0xFFFC0000 | |
179 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
180 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ | |
181 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */ | |
13fdf8a6 SR |
182 | |
183 | /* | |
184 | * For booting Linux, the board info and command line data | |
185 | * have to be in the first 8 MB of memory, since this is | |
186 | * the maximum mapped by the Linux kernel during initialization. | |
187 | */ | |
6d0f6bcf | 188 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
13fdf8a6 SR |
189 | /*----------------------------------------------------------------------- |
190 | * FLASH organization | |
191 | */ | |
6d0f6bcf JCPV |
192 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
193 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
13fdf8a6 | 194 | |
6d0f6bcf JCPV |
195 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
196 | #define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */ | |
13fdf8a6 | 197 | |
6d0f6bcf JCPV |
198 | #define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */ |
199 | #define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */ | |
200 | #define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */ | |
13fdf8a6 SR |
201 | /* |
202 | * The following defines are added for buggy IOP480 byte interface. | |
203 | * All other boards should use the standard values (CPCI405 etc.) | |
204 | */ | |
6d0f6bcf JCPV |
205 | #define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */ |
206 | #define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */ | |
207 | #define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */ | |
13fdf8a6 | 208 | |
6d0f6bcf | 209 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
13fdf8a6 SR |
210 | |
211 | #if 0 /* test-only */ | |
6d0f6bcf JCPV |
212 | #define CONFIG_SYS_JFFS2_FIRST_BANK 0 /* use for JFFS2 */ |
213 | #define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* ! second bank contains U-Boot */ | |
13fdf8a6 SR |
214 | #endif |
215 | ||
216 | /*----------------------------------------------------------------------- | |
217 | * Environment Variable setup | |
218 | */ | |
bb1f8b4f | 219 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
0e8d1586 JCPV |
220 | #define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */ |
221 | #define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/ | |
13fdf8a6 SR |
222 | /* total size of a CAT24WC16 is 2048 bytes */ |
223 | ||
6d0f6bcf JCPV |
224 | #define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */ |
225 | #define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */ | |
13fdf8a6 SR |
226 | |
227 | /*----------------------------------------------------------------------- | |
228 | * I2C EEPROM (CAT24WC16) for environment | |
229 | */ | |
880540de DE |
230 | #define CONFIG_SYS_I2C |
231 | #define CONFIG_SYS_I2C_PPC4XX | |
232 | #define CONFIG_SYS_I2C_PPC4XX_CH0 | |
233 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000 | |
234 | #define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F | |
13fdf8a6 | 235 | |
6d0f6bcf JCPV |
236 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */ |
237 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ | |
c837dcb1 | 238 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
239 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
240 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ | |
13fdf8a6 | 241 | /* 16 byte page write mode using*/ |
c837dcb1 | 242 | /* last 4 bits of the address */ |
6d0f6bcf | 243 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
13fdf8a6 | 244 | |
13fdf8a6 SR |
245 | /* |
246 | * Init Memory Controller: | |
247 | * | |
248 | * BR0/1 and OR0/1 (FLASH) | |
249 | */ | |
250 | ||
251 | #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */ | |
252 | ||
253 | /*----------------------------------------------------------------------- | |
254 | * External Bus Controller (EBC) Setup | |
255 | */ | |
256 | ||
c837dcb1 | 257 | /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */ |
6d0f6bcf JCPV |
258 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
259 | /*#define CONFIG_SYS_EBC_PB0AP 0x08055880 /XXX* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */ | |
260 | #define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */ | |
13fdf8a6 | 261 | |
c837dcb1 | 262 | /* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */ |
6d0f6bcf JCPV |
263 | #define CONFIG_SYS_EBC_PB1AP 0x92015480 |
264 | #define CONFIG_SYS_EBC_PB1CR 0xF4018000 /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */ | |
13fdf8a6 | 265 | |
c837dcb1 | 266 | /* Memory Bank 2 (8 Bit Peripheral: UART) initialization */ |
13fdf8a6 | 267 | #if 0 |
6d0f6bcf JCPV |
268 | #define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
269 | #define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
13fdf8a6 | 270 | #else |
6d0f6bcf JCPV |
271 | #define CONFIG_SYS_EBC_PB2AP 0x92015480 |
272 | #define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
13fdf8a6 SR |
273 | #endif |
274 | ||
c837dcb1 WD |
275 | #define DUART0_BA 0xF0000000 /* DUART Base Address */ |
276 | #define DUART1_BA 0xF0000008 /* DUART Base Address */ | |
277 | #define DUART2_BA 0xF0000010 /* DUART Base Address */ | |
278 | #define DUART3_BA 0xF0000018 /* DUART Base Address */ | |
6d0f6bcf | 279 | #define CONFIG_SYS_NAND_BASE 0xF4000000 |
13fdf8a6 SR |
280 | |
281 | /*----------------------------------------------------------------------- | |
282 | * FPGA stuff | |
283 | */ | |
6d0f6bcf JCPV |
284 | #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */ |
285 | #define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/ | |
13fdf8a6 SR |
286 | |
287 | /* FPGA program pin configuration */ | |
6d0f6bcf JCPV |
288 | #define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */ |
289 | #define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */ | |
290 | #define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */ | |
291 | #define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */ | |
292 | #define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */ | |
13fdf8a6 SR |
293 | |
294 | /*----------------------------------------------------------------------- | |
295 | * Definitions for initial stack pointer and data area (in data cache) | |
296 | */ | |
297 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 298 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
13fdf8a6 SR |
299 | |
300 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
301 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
302 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
303 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
553f0982 | 304 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */ |
13fdf8a6 | 305 | |
25ddd1fb | 306 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 307 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
13fdf8a6 SR |
308 | |
309 | /*----------------------------------------------------------------------- | |
310 | * Definitions for GPIO setup (PPC405EP specific) | |
311 | * | |
c837dcb1 WD |
312 | * GPIO0[0] - External Bus Controller BLAST output |
313 | * GPIO0[1-9] - Instruction trace outputs -> GPIO | |
13fdf8a6 SR |
314 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs |
315 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO | |
316 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs | |
317 | * GPIO0[24-27] - UART0 control signal inputs/outputs | |
318 | * GPIO0[28-29] - UART1 data signal input/output | |
319 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs | |
320 | */ | |
afabb498 SR |
321 | #define CONFIG_SYS_GPIO0_OSRL 0x40000550 |
322 | #define CONFIG_SYS_GPIO0_OSRH 0x00000110 | |
323 | #define CONFIG_SYS_GPIO0_ISR1L 0x00000000 | |
324 | #define CONFIG_SYS_GPIO0_ISR1H 0x15555445 | |
6d0f6bcf | 325 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 |
afabb498 | 326 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 |
6d0f6bcf JCPV |
327 | #define CONFIG_SYS_GPIO0_TCR 0xF7FE0014 |
328 | ||
329 | #define CONFIG_SYS_DUART_RST (0x80000000 >> 14) | |
330 | #define CONFIG_SYS_UART2_RS232 (0x80000000 >> 5) | |
331 | #define CONFIG_SYS_UART3_RS232 (0x80000000 >> 6) | |
332 | #define CONFIG_SYS_UART4_RS232 (0x80000000 >> 7) | |
333 | #define CONFIG_SYS_UART5_RS232 (0x80000000 >> 8) | |
13fdf8a6 | 334 | |
13fdf8a6 SR |
335 | /* |
336 | * Default speed selection (cpu_plb_opb_ebc) in mhz. | |
337 | * This value will be set if iic boot eprom is disabled. | |
338 | */ | |
339 | #if 0 | |
c837dcb1 WD |
340 | #define PLLMR0_DEFAULT PLLMR0_266_133_66_33 |
341 | #define PLLMR1_DEFAULT PLLMR1_266_133_66_33 | |
13fdf8a6 SR |
342 | #endif |
343 | #if 0 | |
c837dcb1 WD |
344 | #define PLLMR0_DEFAULT PLLMR0_200_100_50_33 |
345 | #define PLLMR1_DEFAULT PLLMR1_200_100_50_33 | |
13fdf8a6 SR |
346 | #endif |
347 | #if 1 | |
c837dcb1 WD |
348 | #define PLLMR0_DEFAULT PLLMR0_133_66_66_33 |
349 | #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 | |
13fdf8a6 SR |
350 | #endif |
351 | ||
352 | #endif /* __CONFIG_H */ |