]>
Commit | Line | Data |
---|---|---|
a1436a84 TL |
1 | /* |
2 | * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. | |
3 | * Hayden Fraser (Hayden.Fraser@freescale.com) | |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
a1436a84 TL |
6 | */ |
7 | ||
8 | #ifndef _M5253EVBE_H | |
9 | #define _M5253EVBE_H | |
10 | ||
a1436a84 TL |
11 | #define CONFIG_M5253EVBE /* define board type */ |
12 | ||
13 | #define CONFIG_MCFTMR | |
14 | ||
15 | #define CONFIG_MCFUART | |
6d0f6bcf | 16 | #define CONFIG_SYS_UART_PORT (0) |
a1436a84 TL |
17 | |
18 | #undef CONFIG_WATCHDOG /* disable watchdog */ | |
19 | ||
a1436a84 TL |
20 | |
21 | /* Configuration for environment | |
22 | * Environment is embedded in u-boot in the second sector of the flash | |
23 | */ | |
24 | #ifndef CONFIG_MONITOR_IS_IN_RAM | |
0e8d1586 JCPV |
25 | #define CONFIG_ENV_OFFSET 0x4000 |
26 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
a1436a84 | 27 | #else |
0e8d1586 JCPV |
28 | #define CONFIG_ENV_ADDR 0xffe04000 |
29 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
a1436a84 TL |
30 | #endif |
31 | ||
5296cb1d | 32 | #define LDS_BOARD_TEXT \ |
33 | . = DEFINED(env_offset) ? env_offset : .; \ | |
0649cd0d | 34 | env/embedded.o(.text) |
5296cb1d | 35 | |
a1436a84 TL |
36 | /* |
37 | * BOOTP options | |
38 | */ | |
39 | #undef CONFIG_BOOTP_BOOTFILESIZE | |
40 | #undef CONFIG_BOOTP_BOOTPATH | |
41 | #undef CONFIG_BOOTP_GATEWAY | |
42 | #undef CONFIG_BOOTP_HOSTNAME | |
43 | ||
44 | /* | |
45 | * Command line configuration. | |
46 | */ | |
a1436a84 TL |
47 | |
48 | /* ATA */ | |
a1436a84 TL |
49 | #define CONFIG_IDE_RESET 1 |
50 | #define CONFIG_IDE_PREINIT 1 | |
51 | #define CONFIG_ATAPI | |
52 | #undef CONFIG_LBA48 | |
53 | ||
6d0f6bcf JCPV |
54 | #define CONFIG_SYS_IDE_MAXBUS 1 |
55 | #define CONFIG_SYS_IDE_MAXDEVICE 2 | |
a1436a84 | 56 | |
6d0f6bcf JCPV |
57 | #define CONFIG_SYS_ATA_BASE_ADDR (CONFIG_SYS_MBAR2 + 0x800) |
58 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0 | |
a1436a84 | 59 | |
6d0f6bcf JCPV |
60 | #define CONFIG_SYS_ATA_DATA_OFFSET 0xA0 /* Offset for data I/O */ |
61 | #define CONFIG_SYS_ATA_REG_OFFSET 0xA0 /* Offset for normal register accesses */ | |
62 | #define CONFIG_SYS_ATA_ALT_OFFSET 0xC0 /* Offset for alternate registers */ | |
63 | #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ | |
a1436a84 | 64 | |
6d0f6bcf | 65 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
a1436a84 | 66 | |
6d0f6bcf | 67 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
a1436a84 | 68 | |
6d0f6bcf | 69 | #define CONFIG_SYS_LOAD_ADDR 0x00100000 |
a1436a84 | 70 | |
6d0f6bcf JCPV |
71 | #define CONFIG_SYS_MEMTEST_START 0x400 |
72 | #define CONFIG_SYS_MEMTEST_END 0x380000 | |
a1436a84 | 73 | |
6d0f6bcf JCPV |
74 | #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */ |
75 | #define CONFIG_SYS_FAST_CLK | |
76 | #ifdef CONFIG_SYS_FAST_CLK | |
77 | # define CONFIG_SYS_PLLCR 0x1243E054 | |
78 | # define CONFIG_SYS_CLK 140000000 | |
a1436a84 | 79 | #else |
6d0f6bcf JCPV |
80 | # define CONFIG_SYS_PLLCR 0x135a4140 |
81 | # define CONFIG_SYS_CLK 70000000 | |
a1436a84 TL |
82 | #endif |
83 | ||
84 | /* | |
85 | * Low Level Configuration Settings | |
86 | * (address mappings, register initial values, etc.) | |
87 | * You should know what you are doing if you make changes here. | |
88 | */ | |
89 | ||
6d0f6bcf JCPV |
90 | #define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */ |
91 | #define CONFIG_SYS_MBAR2 0x80000000 /* Module Base Addrs 2 */ | |
a1436a84 TL |
92 | |
93 | /* | |
94 | * Definitions for initial stack pointer and data area (in DPRAM) | |
95 | */ | |
6d0f6bcf | 96 | #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 |
553f0982 | 97 | #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */ |
25ddd1fb | 98 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 99 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
a1436a84 TL |
100 | |
101 | /* | |
102 | * Start addresses for the final memory configuration | |
103 | * (Set up by the startup code) | |
6d0f6bcf | 104 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a1436a84 | 105 | */ |
6d0f6bcf JCPV |
106 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
107 | #define CONFIG_SYS_SDRAM_SIZE 8 /* SDRAM size in MB */ | |
a1436a84 TL |
108 | |
109 | #ifdef CONFIG_MONITOR_IS_IN_RAM | |
6d0f6bcf | 110 | #define CONFIG_SYS_MONITOR_BASE 0x20000 |
a1436a84 | 111 | #else |
6d0f6bcf | 112 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
a1436a84 TL |
113 | #endif |
114 | ||
6d0f6bcf JCPV |
115 | #define CONFIG_SYS_MONITOR_LEN 0x40000 |
116 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) | |
117 | #define CONFIG_SYS_BOOTPARAMS_LEN (64*1024) | |
a1436a84 TL |
118 | |
119 | /* | |
120 | * For booting Linux, the board info and command line data | |
121 | * have to be in the first 8 MB of memory, since this is | |
122 | * the maximum mapped by the Linux kernel during initialization ?? | |
123 | */ | |
6d0f6bcf | 124 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
d6e4baf4 | 125 | #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20) |
a1436a84 TL |
126 | |
127 | /* FLASH organization */ | |
012522fe | 128 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
130 | #define CONFIG_SYS_MAX_FLASH_SECT 35 /* max number of sectors on one chip */ | |
131 | #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
a1436a84 | 132 | |
6d0f6bcf | 133 | #define CONFIG_SYS_FLASH_CFI 1 |
00b1883a | 134 | #define CONFIG_FLASH_CFI_DRIVER 1 |
6d0f6bcf JCPV |
135 | #define CONFIG_SYS_FLASH_SIZE 0x200000 |
136 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT | |
a1436a84 TL |
137 | |
138 | /* Cache Configuration */ | |
6d0f6bcf | 139 | #define CONFIG_SYS_CACHELINE_SIZE 16 |
a1436a84 | 140 | |
dd9f054e | 141 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 142 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 143 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 144 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
145 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM) |
146 | #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_FLASH_BASE | \ | |
147 | CF_ADDRMASK(2) | \ | |
148 | CF_ACR_EN | CF_ACR_SM_ALL) | |
149 | #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \ | |
150 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
151 | CF_ACR_EN | CF_ACR_SM_ALL) | |
152 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \ | |
153 | CF_CACR_DBWE) | |
154 | ||
a1436a84 | 155 | /* Port configuration */ |
6d0f6bcf | 156 | #define CONFIG_SYS_FECI2C 0xF0 |
a1436a84 | 157 | |
012522fe TL |
158 | #define CONFIG_SYS_CS0_BASE 0xFFE00000 |
159 | #define CONFIG_SYS_CS0_MASK 0x001F0021 | |
160 | #define CONFIG_SYS_CS0_CTRL 0x00001D80 | |
a1436a84 TL |
161 | |
162 | /*----------------------------------------------------------------------- | |
163 | * Port configuration | |
164 | */ | |
6d0f6bcf JCPV |
165 | #define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */ |
166 | #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54 */ | |
167 | #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */ | |
168 | #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */ | |
169 | #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */ | |
170 | #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */ | |
171 | #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */ | |
a1436a84 TL |
172 | |
173 | #endif /* _M5253EVB_H */ |