]>
Commit | Line | Data |
---|---|---|
545c8e0a MF |
1 | /* |
2 | * Configuation settings for the Motorola MC5275EVB board. | |
3 | * | |
4 | * By Arthur Shipkowski <art@videon-central.com> | |
5 | * Copyright (C) 2005 Videon Central, Inc. | |
6 | * | |
7 | * Based off of M5272C3 board code by Josef Baumgartner | |
8 | * <josef.baumgartner@telex.de> | |
9 | * | |
3765b3e7 | 10 | * SPDX-License-Identifier: GPL-2.0+ |
545c8e0a MF |
11 | */ |
12 | ||
13 | /* | |
14 | * board/config.h - configuration options, board specific | |
15 | */ | |
16 | ||
17 | #ifndef _M5275EVB_H | |
18 | #define _M5275EVB_H | |
19 | ||
20 | /* | |
21 | * High Level Configuration Options | |
22 | * (easy to change) | |
23 | */ | |
545c8e0a MF |
24 | #define CONFIG_M5275EVB /* define board type */ |
25 | ||
26 | #define CONFIG_MCFTMR | |
27 | ||
28 | #define CONFIG_MCFUART | |
6d0f6bcf | 29 | #define CONFIG_SYS_UART_PORT (0) |
545c8e0a MF |
30 | |
31 | /* Configuration for environment | |
32 | * Environment is embedded in u-boot in the second sector of the flash | |
33 | */ | |
34 | #ifndef CONFIG_MONITOR_IS_IN_RAM | |
0e8d1586 JCPV |
35 | #define CONFIG_ENV_OFFSET 0x4000 |
36 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
545c8e0a | 37 | #else |
0e8d1586 JCPV |
38 | #define CONFIG_ENV_ADDR 0xffe04000 |
39 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
545c8e0a MF |
40 | #endif |
41 | ||
5296cb1d | 42 | #define LDS_BOARD_TEXT \ |
0649cd0d SG |
43 | . = DEFINED(env_offset) ? env_offset : .; \ |
44 | env/embedded.o(.text); | |
5296cb1d | 45 | |
545c8e0a MF |
46 | /* |
47 | * BOOTP options | |
48 | */ | |
49 | #define CONFIG_BOOTP_BOOTFILESIZE | |
50 | #define CONFIG_BOOTP_BOOTPATH | |
51 | #define CONFIG_BOOTP_GATEWAY | |
52 | #define CONFIG_BOOTP_HOSTNAME | |
53 | ||
54 | /* Available command configuration */ | |
545c8e0a | 55 | |
545c8e0a MF |
56 | #define CONFIG_MCFFEC |
57 | #ifdef CONFIG_MCFFEC | |
545c8e0a | 58 | #define CONFIG_MII 1 |
0f3ba7e9 | 59 | #define CONFIG_MII_INIT 1 |
6d0f6bcf JCPV |
60 | #define CONFIG_SYS_DISCOVER_PHY |
61 | #define CONFIG_SYS_RX_ETH_BUFFER 8 | |
62 | #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
63 | #define CONFIG_SYS_FEC0_PINMUX 0 | |
64 | #define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE | |
65 | #define CONFIG_SYS_FEC1_PINMUX 0 | |
66 | #define CONFIG_SYS_FEC1_MIIBASE CONFIG_SYS_FEC1_IOBASE | |
545c8e0a MF |
67 | #define MCFFEC_TOUT_LOOP 50000 |
68 | #define CONFIG_HAS_ETH1 | |
6d0f6bcf JCPV |
69 | /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */ |
70 | #ifndef CONFIG_SYS_DISCOVER_PHY | |
545c8e0a MF |
71 | #define FECDUPLEX FULL |
72 | #define FECSPEED _100BASET | |
73 | #else | |
6d0f6bcf JCPV |
74 | #ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN |
75 | #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
545c8e0a MF |
76 | #endif |
77 | #endif | |
78 | #endif | |
79 | ||
80 | /* I2C */ | |
00f792e0 HS |
81 | #define CONFIG_SYS_I2C |
82 | #define CONFIG_SYS_I2C_FSL | |
83 | #define CONFIG_SYS_FSL_I2C_SPEED 80000 | |
84 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
85 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x00000300 | |
6d0f6bcf JCPV |
86 | #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR |
87 | #define CONFIG_SYS_I2C_PINMUX_REG (gpio_reg->par_feci2c) | |
88 | #define CONFIG_SYS_I2C_PINMUX_CLR (0xFFF0) | |
89 | #define CONFIG_SYS_I2C_PINMUX_SET (0x000F) | |
545c8e0a | 90 | |
6d0f6bcf | 91 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
545c8e0a | 92 | |
6d0f6bcf | 93 | #define CONFIG_SYS_LOAD_ADDR 0x800000 |
545c8e0a | 94 | |
545c8e0a | 95 | #define CONFIG_BOOTCOMMAND "bootm ffe40000" |
6d0f6bcf JCPV |
96 | #define CONFIG_SYS_MEMTEST_START 0x400 |
97 | #define CONFIG_SYS_MEMTEST_END 0x380000 | |
545c8e0a | 98 | |
0e8a7555 TL |
99 | #ifdef CONFIG_MCFFEC |
100 | # define CONFIG_NET_RETRY_COUNT 5 | |
101 | # define CONFIG_OVERWRITE_ETHADDR_ONCE | |
102 | #endif /* FEC_ENET */ | |
103 | ||
104 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
105 | "netdev=eth0\0" \ | |
106 | "loadaddr=10000\0" \ | |
107 | "uboot=u-boot.bin\0" \ | |
108 | "load=tftp ${loadaddr} ${uboot}\0" \ | |
109 | "upd=run load; run prog\0" \ | |
110 | "prog=prot off ffe00000 ffe3ffff;" \ | |
111 | "era ffe00000 ffe3ffff;" \ | |
112 | "cp.b ${loadaddr} ffe00000 ${filesize};"\ | |
113 | "save\0" \ | |
114 | "" | |
115 | ||
6d0f6bcf | 116 | #define CONFIG_SYS_CLK 150000000 |
545c8e0a MF |
117 | |
118 | /* | |
119 | * Low Level Configuration Settings | |
120 | * (address mappings, register initial values, etc.) | |
121 | * You should know what you are doing if you make changes here. | |
122 | */ | |
123 | ||
6d0f6bcf | 124 | #define CONFIG_SYS_MBAR 0x40000000 |
545c8e0a MF |
125 | |
126 | /*----------------------------------------------------------------------- | |
127 | * Definitions for initial stack pointer and data area (in DPRAM) | |
128 | */ | |
6d0f6bcf | 129 | #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 |
553f0982 | 130 | #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */ |
25ddd1fb | 131 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 132 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
545c8e0a MF |
133 | |
134 | /*----------------------------------------------------------------------- | |
135 | * Start addresses for the final memory configuration | |
136 | * (Set up by the startup code) | |
6d0f6bcf | 137 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
545c8e0a | 138 | */ |
6d0f6bcf JCPV |
139 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
140 | #define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */ | |
012522fe | 141 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE |
545c8e0a MF |
142 | |
143 | #ifdef CONFIG_MONITOR_IS_IN_RAM | |
6d0f6bcf | 144 | #define CONFIG_SYS_MONITOR_BASE 0x20000 |
545c8e0a | 145 | #else |
6d0f6bcf | 146 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
545c8e0a MF |
147 | #endif |
148 | ||
6d0f6bcf JCPV |
149 | #define CONFIG_SYS_MONITOR_LEN 0x20000 |
150 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) | |
151 | #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024 | |
545c8e0a MF |
152 | |
153 | /* | |
154 | * For booting Linux, the board info and command line data | |
155 | * have to be in the first 8 MB of memory, since this is | |
156 | * the maximum mapped by the Linux kernel during initialization ?? | |
157 | */ | |
d6e4baf4 TL |
158 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
159 | #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20) | |
545c8e0a MF |
160 | |
161 | /*----------------------------------------------------------------------- | |
162 | * FLASH organization | |
163 | */ | |
6d0f6bcf JCPV |
164 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
165 | #define CONFIG_SYS_MAX_FLASH_SECT 11 /* max number of sectors on one chip */ | |
166 | #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
545c8e0a | 167 | |
6d0f6bcf | 168 | #define CONFIG_SYS_FLASH_CFI 1 |
00b1883a | 169 | #define CONFIG_FLASH_CFI_DRIVER 1 |
6d0f6bcf | 170 | #define CONFIG_SYS_FLASH_SIZE 0x200000 |
545c8e0a MF |
171 | |
172 | /*----------------------------------------------------------------------- | |
173 | * Cache Configuration | |
174 | */ | |
6d0f6bcf | 175 | #define CONFIG_SYS_CACHELINE_SIZE 16 |
545c8e0a | 176 | |
dd9f054e | 177 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 178 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 179 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 180 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
181 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI) |
182 | #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \ | |
183 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
184 | CF_ACR_EN | CF_ACR_SM_ALL) | |
185 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \ | |
186 | CF_CACR_DISD | CF_CACR_INVI | \ | |
187 | CF_CACR_CEIB | CF_CACR_DCM | \ | |
188 | CF_CACR_EUSP) | |
189 | ||
545c8e0a MF |
190 | /*----------------------------------------------------------------------- |
191 | * Memory bank definitions | |
192 | */ | |
012522fe TL |
193 | #define CONFIG_SYS_CS0_BASE 0xffe00000 |
194 | #define CONFIG_SYS_CS0_CTRL 0x00001980 | |
195 | #define CONFIG_SYS_CS0_MASK 0x001F0001 | |
545c8e0a | 196 | |
012522fe TL |
197 | #define CONFIG_SYS_CS1_BASE 0x30000000 |
198 | #define CONFIG_SYS_CS1_CTRL 0x00001900 | |
199 | #define CONFIG_SYS_CS1_MASK 0x00070001 | |
545c8e0a MF |
200 | |
201 | /*----------------------------------------------------------------------- | |
202 | * Port configuration | |
203 | */ | |
6d0f6bcf | 204 | #define CONFIG_SYS_FECI2C 0x0FA0 |
545c8e0a MF |
205 | |
206 | #endif /* _M5275EVB_H */ |