]>
Commit | Line | Data |
---|---|---|
57a12720 TL |
1 | /* |
2 | * Configuation settings for the Freescale MCF5475 board. | |
3 | * | |
4 | * Copyright (C) 2004-2008 Freescale Semiconductor, Inc. | |
5 | * TsiChung Liew (Tsi-Chung.Liew@freescale.com) | |
6 | * | |
3765b3e7 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
57a12720 TL |
8 | */ |
9 | ||
10 | /* | |
11 | * board/config.h - configuration options, board specific | |
12 | */ | |
13 | ||
14 | #ifndef _M5475EVB_H | |
15 | #define _M5475EVB_H | |
16 | ||
17 | /* | |
18 | * High Level Configuration Options | |
19 | * (easy to change) | |
20 | */ | |
57a12720 | 21 | |
57a12720 | 22 | #define CONFIG_MCFUART |
6d0f6bcf | 23 | #define CONFIG_SYS_UART_PORT (0) |
57a12720 | 24 | |
1313db48 | 25 | #undef CONFIG_HW_WATCHDOG |
57a12720 TL |
26 | #define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */ |
27 | ||
57a12720 TL |
28 | #define CONFIG_SLTTMR |
29 | ||
30 | #define CONFIG_FSLDMAFEC | |
31 | #ifdef CONFIG_FSLDMAFEC | |
57a12720 | 32 | # define CONFIG_MII 1 |
0f3ba7e9 | 33 | # define CONFIG_MII_INIT 1 |
57a12720 TL |
34 | # define CONFIG_HAS_ETH1 |
35 | ||
6d0f6bcf JCPV |
36 | # define CONFIG_SYS_DMA_USE_INTSRAM 1 |
37 | # define CONFIG_SYS_DISCOVER_PHY | |
38 | # define CONFIG_SYS_RX_ETH_BUFFER 32 | |
39 | # define CONFIG_SYS_TX_ETH_BUFFER 48 | |
40 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
57a12720 | 41 | |
6d0f6bcf JCPV |
42 | # define CONFIG_SYS_FEC0_PINMUX 0 |
43 | # define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE | |
44 | # define CONFIG_SYS_FEC1_PINMUX 0 | |
45 | # define CONFIG_SYS_FEC1_MIIBASE CONFIG_SYS_FEC0_IOBASE | |
57a12720 | 46 | |
53677ef1 | 47 | # define MCFFEC_TOUT_LOOP 50000 |
6d0f6bcf JCPV |
48 | /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */ |
49 | # ifndef CONFIG_SYS_DISCOVER_PHY | |
57a12720 TL |
50 | # define FECDUPLEX FULL |
51 | # define FECSPEED _100BASET | |
52 | # else | |
6d0f6bcf JCPV |
53 | # ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN |
54 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
57a12720 | 55 | # endif |
6d0f6bcf | 56 | # endif /* CONFIG_SYS_DISCOVER_PHY */ |
57a12720 | 57 | |
57a12720 TL |
58 | # define CONFIG_IPADDR 192.162.1.2 |
59 | # define CONFIG_NETMASK 255.255.255.0 | |
60 | # define CONFIG_SERVERIP 192.162.1.1 | |
61 | # define CONFIG_GATEWAYIP 192.162.1.1 | |
57a12720 TL |
62 | |
63 | #endif | |
64 | ||
65 | #ifdef CONFIG_CMD_USB | |
66 | # define CONFIG_USB_OHCI_NEW | |
57a12720 | 67 | |
57a12720 | 68 | # define CONFIG_PCI_OHCI |
57a12720 | 69 | |
6d0f6bcf JCPV |
70 | # undef CONFIG_SYS_USB_OHCI_BOARD_INIT |
71 | # undef CONFIG_SYS_USB_OHCI_CPU_INIT | |
72 | # define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15 | |
73 | # define CONFIG_SYS_USB_OHCI_SLOT_NAME "isp1561" | |
74 | # define CONFIG_SYS_OHCI_SWAP_REG_ACCESS | |
57a12720 TL |
75 | #endif |
76 | ||
77 | /* I2C */ | |
00f792e0 HS |
78 | #define CONFIG_SYS_I2C |
79 | #define CONFIG_SYS_I2C_FSL | |
80 | #define CONFIG_SYS_FSL_I2C_SPEED 80000 | |
81 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
82 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x00008F00 | |
6d0f6bcf | 83 | #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR |
57a12720 TL |
84 | |
85 | /* PCI */ | |
86 | #ifdef CONFIG_CMD_PCI | |
f33fca22 | 87 | #define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1 |
57a12720 | 88 | |
6d0f6bcf | 89 | #define CONFIG_SYS_PCI_CACHE_LINE_SIZE 8 |
57a12720 | 90 | |
6d0f6bcf JCPV |
91 | #define CONFIG_SYS_PCI_MEM_BUS 0x80000000 |
92 | #define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BUS | |
93 | #define CONFIG_SYS_PCI_MEM_SIZE 0x10000000 | |
57a12720 | 94 | |
6d0f6bcf JCPV |
95 | #define CONFIG_SYS_PCI_IO_BUS 0x71000000 |
96 | #define CONFIG_SYS_PCI_IO_PHYS CONFIG_SYS_PCI_IO_BUS | |
97 | #define CONFIG_SYS_PCI_IO_SIZE 0x01000000 | |
57a12720 | 98 | |
6d0f6bcf JCPV |
99 | #define CONFIG_SYS_PCI_CFG_BUS 0x70000000 |
100 | #define CONFIG_SYS_PCI_CFG_PHYS CONFIG_SYS_PCI_CFG_BUS | |
101 | #define CONFIG_SYS_PCI_CFG_SIZE 0x01000000 | |
57a12720 TL |
102 | #endif |
103 | ||
57a12720 TL |
104 | #define CONFIG_UDP_CHECKSUM |
105 | ||
106 | #ifdef CONFIG_MCFFEC | |
57a12720 TL |
107 | # define CONFIG_IPADDR 192.162.1.2 |
108 | # define CONFIG_NETMASK 255.255.255.0 | |
109 | # define CONFIG_SERVERIP 192.162.1.1 | |
110 | # define CONFIG_GATEWAYIP 192.162.1.1 | |
57a12720 TL |
111 | #endif /* FEC_ENET */ |
112 | ||
113 | #define CONFIG_HOSTNAME M547xEVB | |
114 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
115 | "netdev=eth0\0" \ | |
116 | "loadaddr=10000\0" \ | |
117 | "u-boot=u-boot.bin\0" \ | |
118 | "load=tftp ${loadaddr) ${u-boot}\0" \ | |
119 | "upd=run load; run prog\0" \ | |
120 | "prog=prot off bank 1;" \ | |
09933fb0 | 121 | "era ff800000 ff83ffff;" \ |
57a12720 TL |
122 | "cp.b ${loadaddr} ff800000 ${filesize};"\ |
123 | "save\0" \ | |
124 | "" | |
125 | ||
126 | #define CONFIG_PRAM 512 /* 512 KB */ | |
6d0f6bcf | 127 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
57a12720 | 128 | |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
130 | #define CONFIG_SYS_LOAD_ADDR 0x00010000 | |
57a12720 | 131 | |
6d0f6bcf JCPV |
132 | #define CONFIG_SYS_CLK CONFIG_SYS_BUSCLK |
133 | #define CONFIG_SYS_CPU_CLK CONFIG_SYS_CLK * 2 | |
57a12720 | 134 | |
6d0f6bcf JCPV |
135 | #define CONFIG_SYS_MBAR 0xF0000000 |
136 | #define CONFIG_SYS_INTSRAM (CONFIG_SYS_MBAR + 0x10000) | |
137 | #define CONFIG_SYS_INTSRAMSZ 0x8000 | |
57a12720 | 138 | |
6d0f6bcf | 139 | /*#define CONFIG_SYS_LATCH_ADDR (CONFIG_SYS_CS1_BASE + 0x80000)*/ |
57a12720 TL |
140 | |
141 | /* | |
142 | * Low Level Configuration Settings | |
143 | * (address mappings, register initial values, etc.) | |
144 | * You should know what you are doing if you make changes here. | |
145 | */ | |
146 | /*----------------------------------------------------------------------- | |
147 | * Definitions for initial stack pointer and data area (in DPRAM) | |
148 | */ | |
6d0f6bcf | 149 | #define CONFIG_SYS_INIT_RAM_ADDR 0xF2000000 |
553f0982 | 150 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */ |
6d0f6bcf | 151 | #define CONFIG_SYS_INIT_RAM_CTRL 0x21 |
553f0982 | 152 | #define CONFIG_SYS_INIT_RAM1_ADDR (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_SIZE) |
6d0f6bcf JCPV |
153 | #define CONFIG_SYS_INIT_RAM1_END 0x1000 /* End of used area in internal SRAM */ |
154 | #define CONFIG_SYS_INIT_RAM1_CTRL 0x21 | |
25ddd1fb | 155 | #define CONFIG_SYS_GBL_DATA_OFFSET ((CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) - 0x10) |
6d0f6bcf | 156 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
57a12720 TL |
157 | |
158 | /*----------------------------------------------------------------------- | |
159 | * Start addresses for the final memory configuration | |
160 | * (Set up by the startup code) | |
6d0f6bcf | 161 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
57a12720 | 162 | */ |
6d0f6bcf JCPV |
163 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
164 | #define CONFIG_SYS_SDRAM_CFG1 0x73711630 | |
165 | #define CONFIG_SYS_SDRAM_CFG2 0x46770000 | |
166 | #define CONFIG_SYS_SDRAM_CTRL 0xE10B0000 | |
167 | #define CONFIG_SYS_SDRAM_EMOD 0x40010000 | |
168 | #define CONFIG_SYS_SDRAM_MODE 0x018D0000 | |
169 | #define CONFIG_SYS_SDRAM_DRVSTRENGTH 0x000002AA | |
170 | #ifdef CONFIG_SYS_DRAMSZ1 | |
171 | # define CONFIG_SYS_SDRAM_SIZE (CONFIG_SYS_DRAMSZ + CONFIG_SYS_DRAMSZ1) | |
57a12720 | 172 | #else |
6d0f6bcf | 173 | # define CONFIG_SYS_SDRAM_SIZE CONFIG_SYS_DRAMSZ |
57a12720 TL |
174 | #endif |
175 | ||
6d0f6bcf JCPV |
176 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE + 0x400 |
177 | #define CONFIG_SYS_MEMTEST_END ((CONFIG_SYS_SDRAM_SIZE - 3) << 20) | |
57a12720 | 178 | |
6d0f6bcf JCPV |
179 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
180 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
57a12720 | 181 | |
6d0f6bcf | 182 | #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024 |
57a12720 | 183 | |
09933fb0 JJ |
184 | /* Reserve 256 kB for malloc() */ |
185 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) | |
57a12720 TL |
186 | /* |
187 | * For booting Linux, the board info and command line data | |
188 | * have to be in the first 8 MB of memory, since this is | |
189 | * the maximum mapped by the Linux kernel during initialization ?? | |
190 | */ | |
6d0f6bcf | 191 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
57a12720 TL |
192 | |
193 | /*----------------------------------------------------------------------- | |
194 | * FLASH organization | |
195 | */ | |
6d0f6bcf JCPV |
196 | #define CONFIG_SYS_FLASH_CFI |
197 | #ifdef CONFIG_SYS_FLASH_CFI | |
198 | # define CONFIG_SYS_FLASH_BASE (CONFIG_SYS_CS0_BASE) | |
00b1883a | 199 | # define CONFIG_FLASH_CFI_DRIVER 1 |
6d0f6bcf JCPV |
200 | # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT |
201 | # define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */ | |
202 | # define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */ | |
203 | # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
204 | #ifdef CONFIG_SYS_NOR1SZ | |
205 | # define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ | |
206 | # define CONFIG_SYS_FLASH_SIZE ((CONFIG_SYS_NOR1SZ + CONFIG_SYS_BOOTSZ) << 20) | |
207 | # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_CS0_BASE, CONFIG_SYS_CS1_BASE } | |
57a12720 | 208 | #else |
6d0f6bcf JCPV |
209 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
210 | # define CONFIG_SYS_FLASH_SIZE (CONFIG_SYS_BOOTSZ << 20) | |
57a12720 TL |
211 | #endif |
212 | #endif | |
213 | ||
214 | /* Configuration for environment | |
09933fb0 JJ |
215 | * Environment is not embedded in u-boot but at offset 0x40000 on the flash. |
216 | * First time runing may have env crc error warning if there is | |
217 | * no correct environment on the flash. | |
57a12720 | 218 | */ |
09933fb0 JJ |
219 | #define CONFIG_ENV_OFFSET 0x40000 |
220 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
57a12720 TL |
221 | |
222 | /*----------------------------------------------------------------------- | |
223 | * Cache Configuration | |
224 | */ | |
6d0f6bcf | 225 | #define CONFIG_SYS_CACHELINE_SIZE 16 |
57a12720 | 226 | |
dd9f054e | 227 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 228 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 229 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 230 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
231 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_BCINVA + CF_CACR_ICINVA + \ |
232 | CF_CACR_IDCM) | |
233 | #define CONFIG_SYS_DCACHE_INV (CF_CACR_DCINVA) | |
234 | #define CONFIG_SYS_CACHE_ACR2 (CONFIG_SYS_SDRAM_BASE | \ | |
235 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
236 | CF_ACR_EN | CF_ACR_SM_ALL) | |
237 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_BEC | CF_CACR_BCINVA | \ | |
238 | CF_CACR_IEC | CF_CACR_ICINVA) | |
239 | #define CONFIG_SYS_CACHE_DCACR ((CONFIG_SYS_CACHE_ICACR | \ | |
240 | CF_CACR_DEC | CF_CACR_DDCM_P | \ | |
241 | CF_CACR_DCINVA) & ~CF_CACR_ICINVA) | |
242 | ||
57a12720 TL |
243 | /*----------------------------------------------------------------------- |
244 | * Chipselect bank definitions | |
245 | */ | |
246 | /* | |
247 | * CS0 - NOR Flash 1, 2, 4, or 8MB | |
248 | * CS1 - NOR Flash | |
249 | * CS2 - Available | |
250 | * CS3 - Available | |
251 | * CS4 - Available | |
252 | * CS5 - Available | |
253 | */ | |
6d0f6bcf JCPV |
254 | #define CONFIG_SYS_CS0_BASE 0xFF800000 |
255 | #define CONFIG_SYS_CS0_MASK (((CONFIG_SYS_BOOTSZ << 20) - 1) & 0xFFFF0001) | |
256 | #define CONFIG_SYS_CS0_CTRL 0x00101980 | |
257 | ||
258 | #ifdef CONFIG_SYS_NOR1SZ | |
259 | #define CONFIG_SYS_CS1_BASE 0xE0000000 | |
260 | #define CONFIG_SYS_CS1_MASK (((CONFIG_SYS_NOR1SZ << 20) - 1) & 0xFFFF0001) | |
261 | #define CONFIG_SYS_CS1_CTRL 0x00101D80 | |
57a12720 TL |
262 | #endif |
263 | ||
264 | #endif /* _M5475EVB_H */ |