]>
Commit | Line | Data |
---|---|---|
1c274c4e KP |
1 | /* |
2 | * Copyright (C) 2007 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms of the GNU General Public License version 2 as published | |
6 | * by the Free Software Foundation. | |
7 | */ | |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
1c274c4e KP |
12 | /* |
13 | * High Level Configuration Options | |
14 | */ | |
15 | #define CONFIG_E300 1 /* E300 family */ | |
16 | #define CONFIG_QE 1 /* Has QE */ | |
0f898604 | 17 | #define CONFIG_MPC83xx 1 /* MPC83xx family */ |
2c7920af | 18 | #define CONFIG_MPC832x 1 /* MPC832x CPU specific */ |
1c274c4e | 19 | |
2ae18241 WD |
20 | #define CONFIG_SYS_TEXT_BASE 0xFE000000 |
21 | ||
1c274c4e | 22 | #define CONFIG_PCI 1 |
1c274c4e KP |
23 | |
24 | /* | |
25 | * System Clock Setup | |
26 | */ | |
27 | #define CONFIG_83XX_CLKIN 66666667 /* in Hz */ | |
28 | ||
29 | #ifndef CONFIG_SYS_CLK_FREQ | |
30 | #define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN | |
31 | #endif | |
32 | ||
33 | /* | |
34 | * Hardware Reset Configuration Word | |
35 | */ | |
6d0f6bcf | 36 | #define CONFIG_SYS_HRCW_LOW (\ |
1c274c4e KP |
37 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
38 | HRCWL_DDR_TO_SCB_CLK_2X1 |\ | |
39 | HRCWL_VCO_1X2 |\ | |
40 | HRCWL_CSB_TO_CLKIN_2X1 |\ | |
41 | HRCWL_CORE_TO_CSB_2_5X1 |\ | |
42 | HRCWL_CE_PLL_VCO_DIV_2 |\ | |
43 | HRCWL_CE_PLL_DIV_1X1 |\ | |
44 | HRCWL_CE_TO_PLL_1X3) | |
45 | ||
6d0f6bcf | 46 | #define CONFIG_SYS_HRCW_HIGH (\ |
1c274c4e KP |
47 | HRCWH_PCI_HOST |\ |
48 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
49 | HRCWH_CORE_ENABLE |\ | |
50 | HRCWH_FROM_0X00000100 |\ | |
51 | HRCWH_BOOTSEQ_DISABLE |\ | |
52 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
53 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
54 | HRCWH_BIG_ENDIAN |\ | |
55 | HRCWH_LALE_NORMAL) | |
56 | ||
57 | /* | |
58 | * System IO Config | |
59 | */ | |
6d0f6bcf | 60 | #define CONFIG_SYS_SICRL 0x00000000 |
1c274c4e | 61 | |
1c274c4e KP |
62 | /* |
63 | * IMMR new address | |
64 | */ | |
6d0f6bcf | 65 | #define CONFIG_SYS_IMMR 0xE0000000 |
1c274c4e | 66 | |
5bbeea86 MB |
67 | /* |
68 | * System performance | |
69 | */ | |
6d0f6bcf JCPV |
70 | #define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth (0-3) */ |
71 | #define CONFIG_SYS_ACR_RPTCNT 3 /* Arbiter repeat count (0-7) */ | |
72 | #define CONFIG_SYS_SPCR_OPT 1 /* (0-1) Optimize transactions between CSB and the SEC and QUICC Engine block */ | |
5bbeea86 | 73 | |
1c274c4e KP |
74 | /* |
75 | * DDR Setup | |
76 | */ | |
6d0f6bcf JCPV |
77 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ |
78 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
79 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
80 | #define CONFIG_SYS_DDRCDR 0x73000002 /* DDR II voltage is 1.8V */ | |
1c274c4e KP |
81 | |
82 | #undef CONFIG_SPD_EEPROM | |
83 | #if defined(CONFIG_SPD_EEPROM) | |
84 | /* Determine DDR configuration from I2C interface | |
85 | */ | |
86 | #define SPD_EEPROM_ADDRESS 0x51 /* DDR SODIMM */ | |
87 | #else | |
88 | /* Manually set up DDR parameters | |
89 | */ | |
6d0f6bcf JCPV |
90 | #define CONFIG_SYS_DDR_SIZE 64 /* MB */ |
91 | #define CONFIG_SYS_DDR_CS0_CONFIG ( CSCONFIG_EN \ | |
5bbeea86 | 92 | | CSCONFIG_ODT_WR_ACS \ |
fc549c87 | 93 | | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_9 ) |
5bbeea86 | 94 | /* 0x80010101 */ |
6d0f6bcf | 95 | #define CONFIG_SYS_DDR_TIMING_0 ( ( 0 << TIMING_CFG0_RWT_SHIFT ) \ |
fc549c87 MB |
96 | | ( 0 << TIMING_CFG0_WRT_SHIFT ) \ |
97 | | ( 0 << TIMING_CFG0_RRT_SHIFT ) \ | |
98 | | ( 0 << TIMING_CFG0_WWT_SHIFT ) \ | |
99 | | ( 2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT ) \ | |
100 | | ( 2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT ) \ | |
101 | | ( 8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT ) \ | |
102 | | ( 2 << TIMING_CFG0_MRS_CYC_SHIFT ) ) | |
103 | /* 0x00220802 */ | |
6d0f6bcf | 104 | #define CONFIG_SYS_DDR_TIMING_1 ( ( 2 << TIMING_CFG1_PRETOACT_SHIFT ) \ |
5bbeea86 MB |
105 | | ( 6 << TIMING_CFG1_ACTTOPRE_SHIFT ) \ |
106 | | ( 2 << TIMING_CFG1_ACTTORW_SHIFT ) \ | |
fc549c87 | 107 | | ( 5 << TIMING_CFG1_CASLAT_SHIFT ) \ |
5bbeea86 MB |
108 | | ( 3 << TIMING_CFG1_REFREC_SHIFT ) \ |
109 | | ( 2 << TIMING_CFG1_WRREC_SHIFT ) \ | |
fc549c87 MB |
110 | | ( 2 << TIMING_CFG1_ACTTOACT_SHIFT ) \ |
111 | | ( 2 << TIMING_CFG1_WRTORD_SHIFT ) ) | |
5bbeea86 | 112 | /* 0x26253222 */ |
6d0f6bcf | 113 | #define CONFIG_SYS_DDR_TIMING_2 ( ( 1 << TIMING_CFG2_ADD_LAT_SHIFT ) \ |
5bbeea86 | 114 | | (31 << TIMING_CFG2_CPO_SHIFT ) \ |
fc549c87 MB |
115 | | ( 2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT ) \ |
116 | | ( 2 << TIMING_CFG2_RD_TO_PRE_SHIFT ) \ | |
117 | | ( 2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT ) \ | |
118 | | ( 3 << TIMING_CFG2_CKE_PLS_SHIFT ) \ | |
5bbeea86 MB |
119 | | ( 7 << TIMING_CFG2_FOUR_ACT_SHIFT) ) |
120 | /* 0x1f9048c7 */ | |
6d0f6bcf JCPV |
121 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
122 | #define CONFIG_SYS_DDR_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 | |
fc549c87 | 123 | /* 0x02000000 */ |
6d0f6bcf | 124 | #define CONFIG_SYS_DDR_MODE ( ( 0x4448 << SDRAM_MODE_ESD_SHIFT ) \ |
fc549c87 | 125 | | ( 0x0232 << SDRAM_MODE_SD_SHIFT ) ) |
5bbeea86 | 126 | /* 0x44480232 */ |
6d0f6bcf JCPV |
127 | #define CONFIG_SYS_DDR_MODE2 0x8000c000 |
128 | #define CONFIG_SYS_DDR_INTERVAL ( ( 800 << SDRAM_INTERVAL_REFINT_SHIFT ) \ | |
fc549c87 MB |
129 | | ( 100 << SDRAM_INTERVAL_BSTOPRE_SHIFT ) ) |
130 | /* 0x03200064 */ | |
6d0f6bcf JCPV |
131 | #define CONFIG_SYS_DDR_CS0_BNDS 0x00000003 |
132 | #define CONFIG_SYS_DDR_SDRAM_CFG ( SDRAM_CFG_SREN \ | |
fc549c87 MB |
133 | | SDRAM_CFG_SDRAM_TYPE_DDR2 \ |
134 | | SDRAM_CFG_32_BE ) | |
135 | /* 0x43080000 */ | |
6d0f6bcf | 136 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 |
1c274c4e KP |
137 | #endif |
138 | ||
139 | /* | |
140 | * Memory test | |
141 | */ | |
6d0f6bcf JCPV |
142 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
143 | #define CONFIG_SYS_MEMTEST_START 0x00030000 /* memtest region */ | |
144 | #define CONFIG_SYS_MEMTEST_END 0x03f00000 | |
1c274c4e KP |
145 | |
146 | /* | |
147 | * The reserved memory | |
148 | */ | |
14d0a02a | 149 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
1c274c4e | 150 | |
6d0f6bcf JCPV |
151 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
152 | #define CONFIG_SYS_RAMBOOT | |
1c274c4e | 153 | #else |
6d0f6bcf | 154 | #undef CONFIG_SYS_RAMBOOT |
1c274c4e KP |
155 | #endif |
156 | ||
6d0f6bcf | 157 | /* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */ |
4a9932a4 | 158 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */ |
6d0f6bcf | 159 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ |
1c274c4e KP |
160 | |
161 | /* | |
162 | * Initial RAM Base Address Setup | |
163 | */ | |
6d0f6bcf JCPV |
164 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
165 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ | |
553f0982 | 166 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ |
25ddd1fb | 167 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
1c274c4e KP |
168 | |
169 | /* | |
170 | * Local Bus Configuration & Clock Setup | |
171 | */ | |
c7190f02 KP |
172 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
173 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2 | |
6d0f6bcf | 174 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
1c274c4e KP |
175 | |
176 | /* | |
177 | * FLASH on the Local Bus | |
178 | */ | |
6d0f6bcf | 179 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
00b1883a | 180 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
6d0f6bcf JCPV |
181 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */ |
182 | #define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */ | |
183 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */ | |
1c274c4e | 184 | |
6d0f6bcf JCPV |
185 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE /* Window base at flash base */ |
186 | #define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000018 /* 32MB window size */ | |
1c274c4e | 187 | |
6d0f6bcf | 188 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | /* Flash Base address */ \ |
1c274c4e KP |
189 | (2 << BR_PS_SHIFT) | /* 16 bit port size */ \ |
190 | BR_V) /* valid */ | |
6d0f6bcf | 191 | #define CONFIG_SYS_OR0_PRELIM 0xfe006ff7 /* 16MB Flash size */ |
1c274c4e | 192 | |
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
194 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ | |
1c274c4e | 195 | |
6d0f6bcf | 196 | #undef CONFIG_SYS_FLASH_CHECKSUM |
1c274c4e KP |
197 | |
198 | /* | |
199 | * SDRAM on the Local Bus | |
200 | */ | |
6d0f6bcf | 201 | #undef CONFIG_SYS_LB_SDRAM /* The board has not SRDAM on local bus */ |
1c274c4e | 202 | |
6d0f6bcf JCPV |
203 | #ifdef CONFIG_SYS_LB_SDRAM |
204 | #define CONFIG_SYS_LBC_SDRAM_BASE 0xF0000000 /* SDRAM base address */ | |
205 | #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ | |
1c274c4e | 206 | |
6d0f6bcf JCPV |
207 | #define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_LBC_SDRAM_BASE |
208 | #define CONFIG_SYS_LBLAWAR2_PRELIM 0x80000019 /* 64MB */ | |
1c274c4e KP |
209 | |
210 | /*local bus BR2, OR2 definition for SDRAM if soldered on the EPB board */ | |
211 | /* | |
212 | * Base Register 2 and Option Register 2 configure SDRAM. | |
6d0f6bcf | 213 | * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000. |
1c274c4e KP |
214 | * |
215 | * For BR2, need: | |
216 | * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 | |
217 | * port size = 32-bits = BR2[19:20] = 11 | |
218 | * no parity checking = BR2[21:22] = 00 | |
219 | * SDRAM for MSEL = BR2[24:26] = 011 | |
220 | * Valid = BR[31] = 1 | |
221 | * | |
222 | * 0 4 8 12 16 20 24 28 | |
223 | * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 | |
224 | * | |
6d0f6bcf | 225 | * CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into |
1c274c4e KP |
226 | * the top 17 bits of BR2. |
227 | */ | |
228 | ||
6d0f6bcf | 229 | #define CONFIG_SYS_BR2_PRELIM 0xf0001861 /*Port size=32bit, MSEL=SDRAM */ |
1c274c4e KP |
230 | |
231 | /* | |
6d0f6bcf | 232 | * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64. |
1c274c4e KP |
233 | * |
234 | * For OR2, need: | |
235 | * 64MB mask for AM, OR2[0:7] = 1111 1100 | |
236 | * XAM, OR2[17:18] = 11 | |
237 | * 9 columns OR2[19-21] = 010 | |
238 | * 13 rows OR2[23-25] = 100 | |
239 | * EAD set for extra time OR[31] = 1 | |
240 | * | |
241 | * 0 4 8 12 16 20 24 28 | |
242 | * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 | |
243 | */ | |
244 | ||
6d0f6bcf | 245 | #define CONFIG_SYS_OR2_PRELIM 0xfc006901 |
1c274c4e | 246 | |
6d0f6bcf JCPV |
247 | #define CONFIG_SYS_LBC_LSRT 0x32000000 /* LB sdram refresh timer, about 6us */ |
248 | #define CONFIG_SYS_LBC_MRTPR 0x20000000 /* LB refresh timer prescal, 266MHz/32 */ | |
1c274c4e | 249 | |
6d0f6bcf | 250 | #define CONFIG_SYS_LBC_LSDMR_COMMON 0x0063b723 |
1c274c4e | 251 | |
1c274c4e KP |
252 | #endif |
253 | ||
254 | /* | |
255 | * Windows to access PIB via local bus | |
256 | */ | |
6d0f6bcf JCPV |
257 | #define CONFIG_SYS_LBLAWBAR3_PRELIM 0xf8008000 /* windows base 0xf8008000 */ |
258 | #define CONFIG_SYS_LBLAWAR3_PRELIM 0x8000000f /* windows size 64KB */ | |
1c274c4e KP |
259 | |
260 | /* | |
261 | * Serial Port | |
262 | */ | |
263 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_NS16550 |
265 | #define CONFIG_SYS_NS16550_SERIAL | |
266 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
267 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
1c274c4e | 268 | |
6d0f6bcf | 269 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
1c274c4e KP |
270 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
271 | ||
6d0f6bcf JCPV |
272 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) |
273 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) | |
1c274c4e KP |
274 | |
275 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
a059e90e | 276 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
1c274c4e | 277 | /* Use the HUSH parser */ |
6d0f6bcf JCPV |
278 | #define CONFIG_SYS_HUSH_PARSER |
279 | #ifdef CONFIG_SYS_HUSH_PARSER | |
280 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
1c274c4e KP |
281 | #endif |
282 | ||
283 | /* pass open firmware flat tree */ | |
284 | #define CONFIG_OF_LIBFDT 1 | |
285 | #define CONFIG_OF_BOARD_SETUP 1 | |
5b8bc606 | 286 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 |
1c274c4e KP |
287 | |
288 | /* I2C */ | |
289 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
290 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
291 | #define CONFIG_FSL_I2C | |
6d0f6bcf JCPV |
292 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
293 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
294 | #define CONFIG_SYS_I2C_NOPROBES {0x51} /* Don't probe these addrs */ | |
295 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
1c274c4e KP |
296 | |
297 | /* | |
0fa7a1b4 | 298 | * Config on-board EEPROM |
1c274c4e | 299 | */ |
6d0f6bcf JCPV |
300 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 |
301 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
302 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 | |
303 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
1c274c4e KP |
304 | |
305 | /* | |
306 | * General PCI | |
307 | * Addresses are mapped 1-1. | |
308 | */ | |
6d0f6bcf JCPV |
309 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
310 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
311 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
312 | #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000 | |
313 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
314 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
315 | #define CONFIG_SYS_PCI1_IO_BASE 0xd0000000 | |
316 | #define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE | |
317 | #define CONFIG_SYS_PCI1_IO_SIZE 0x04000000 /* 64M */ | |
1c274c4e KP |
318 | |
319 | #ifdef CONFIG_PCI | |
8f325cff | 320 | #define CONFIG_PCI_SKIP_HOST_BRIDGE |
1c274c4e KP |
321 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
322 | ||
323 | #undef CONFIG_EEPRO100 | |
324 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 325 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
1c274c4e KP |
326 | |
327 | #endif /* CONFIG_PCI */ | |
328 | ||
1c274c4e KP |
329 | /* |
330 | * QE UEC ethernet configuration | |
331 | */ | |
332 | #define CONFIG_UEC_ETH | |
78b7a8ef | 333 | #define CONFIG_ETHPRIME "UEC0" |
1c274c4e KP |
334 | |
335 | #define CONFIG_UEC_ETH1 /* ETH3 */ | |
336 | ||
337 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
338 | #define CONFIG_SYS_UEC1_UCC_NUM 2 /* UCC3 */ |
339 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK9 | |
340 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK10 | |
341 | #define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH | |
342 | #define CONFIG_SYS_UEC1_PHY_ADDR 4 | |
865ff856 | 343 | #define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 344 | #define CONFIG_SYS_UEC1_INTERFACE_SPEED 100 |
1c274c4e KP |
345 | #endif |
346 | ||
347 | #define CONFIG_UEC_ETH2 /* ETH4 */ | |
348 | ||
349 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
350 | #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */ |
351 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK16 | |
352 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK3 | |
353 | #define CONFIG_SYS_UEC2_ETH_TYPE FAST_ETH | |
354 | #define CONFIG_SYS_UEC2_PHY_ADDR 0 | |
865ff856 | 355 | #define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 356 | #define CONFIG_SYS_UEC2_INTERFACE_SPEED 100 |
1c274c4e KP |
357 | #endif |
358 | ||
359 | /* | |
360 | * Environment | |
361 | */ | |
6d0f6bcf | 362 | #ifndef CONFIG_SYS_RAMBOOT |
5a1aceb0 | 363 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 364 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
0e8d1586 JCPV |
365 | #define CONFIG_ENV_SECT_SIZE 0x20000 |
366 | #define CONFIG_ENV_SIZE 0x2000 | |
1c274c4e | 367 | #else |
6d0f6bcf | 368 | #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */ |
93f6d725 | 369 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
6d0f6bcf | 370 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) |
0e8d1586 | 371 | #define CONFIG_ENV_SIZE 0x2000 |
1c274c4e KP |
372 | #endif |
373 | ||
374 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 375 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
1c274c4e KP |
376 | |
377 | /* | |
378 | * BOOTP options | |
379 | */ | |
380 | #define CONFIG_BOOTP_BOOTFILESIZE | |
381 | #define CONFIG_BOOTP_BOOTPATH | |
382 | #define CONFIG_BOOTP_GATEWAY | |
383 | #define CONFIG_BOOTP_HOSTNAME | |
384 | ||
385 | /* | |
386 | * Command line configuration. | |
387 | */ | |
388 | #include <config_cmd_default.h> | |
389 | ||
390 | #define CONFIG_CMD_PING | |
391 | #define CONFIG_CMD_I2C | |
0fa7a1b4 | 392 | #define CONFIG_CMD_EEPROM |
1c274c4e KP |
393 | #define CONFIG_CMD_ASKENV |
394 | ||
395 | #if defined(CONFIG_PCI) | |
396 | #define CONFIG_CMD_PCI | |
397 | #endif | |
6d0f6bcf | 398 | #if defined(CONFIG_SYS_RAMBOOT) |
bdab39d3 | 399 | #undef CONFIG_CMD_SAVEENV |
1c274c4e KP |
400 | #undef CONFIG_CMD_LOADS |
401 | #endif | |
402 | ||
403 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
404 | ||
405 | /* | |
406 | * Miscellaneous configurable options | |
407 | */ | |
6d0f6bcf JCPV |
408 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
409 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
410 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
1c274c4e KP |
411 | |
412 | #if (CONFIG_CMD_KGDB) | |
6d0f6bcf | 413 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
1c274c4e | 414 | #else |
6d0f6bcf | 415 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
1c274c4e KP |
416 | #endif |
417 | ||
6d0f6bcf JCPV |
418 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
419 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
420 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
421 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
1c274c4e KP |
422 | |
423 | /* | |
424 | * For booting Linux, the board info and command line data | |
9f530d59 | 425 | * have to be in the first 256 MB of memory, since this is |
1c274c4e KP |
426 | * the maximum mapped by the Linux kernel during initialization. |
427 | */ | |
9f530d59 | 428 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */ |
1c274c4e KP |
429 | |
430 | /* | |
431 | * Core HID Setup | |
432 | */ | |
1a2e203b KP |
433 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
434 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ | |
435 | HID0_ENABLE_INSTRUCTION_CACHE) | |
6d0f6bcf | 436 | #define CONFIG_SYS_HID2 HID2_HBE |
1c274c4e | 437 | |
1c274c4e KP |
438 | /* |
439 | * MMU Setup | |
440 | */ | |
31d82672 | 441 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
1c274c4e KP |
442 | |
443 | /* DDR: cache cacheable */ | |
6d0f6bcf JCPV |
444 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
445 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
446 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
447 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
1c274c4e KP |
448 | |
449 | /* IMMRBAR & PCI IO: cache-inhibit and guarded */ | |
6d0f6bcf | 450 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR | BATL_PP_10 | \ |
1c274c4e | 451 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
452 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR | BATU_BL_4M | BATU_VS | BATU_VP) |
453 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
454 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
1c274c4e KP |
455 | |
456 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
6d0f6bcf JCPV |
457 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
458 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP) | |
459 | #define CONFIG_SYS_DBAT2L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | \ | |
1c274c4e | 460 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf | 461 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U |
1c274c4e | 462 | |
6d0f6bcf JCPV |
463 | #define CONFIG_SYS_IBAT3L (0) |
464 | #define CONFIG_SYS_IBAT3U (0) | |
465 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
466 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
1c274c4e KP |
467 | |
468 | /* Stack in dcache: cacheable, no memory coherence */ | |
6d0f6bcf JCPV |
469 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10) |
470 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
471 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L | |
472 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
1c274c4e KP |
473 | |
474 | #ifdef CONFIG_PCI | |
475 | /* PCI MEM space: cacheable */ | |
6d0f6bcf JCPV |
476 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE) |
477 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_PCI1_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) | |
478 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
479 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
1c274c4e | 480 | /* PCI MMIO space: cache-inhibit and guarded */ |
6d0f6bcf | 481 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MMIO_PHYS | BATL_PP_10 | \ |
1c274c4e | 482 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
483 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) |
484 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
485 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
1c274c4e | 486 | #else |
6d0f6bcf JCPV |
487 | #define CONFIG_SYS_IBAT5L (0) |
488 | #define CONFIG_SYS_IBAT5U (0) | |
489 | #define CONFIG_SYS_IBAT6L (0) | |
490 | #define CONFIG_SYS_IBAT6U (0) | |
491 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
492 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
493 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
494 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
1c274c4e KP |
495 | #endif |
496 | ||
497 | /* Nothing in BAT7 */ | |
6d0f6bcf JCPV |
498 | #define CONFIG_SYS_IBAT7L (0) |
499 | #define CONFIG_SYS_IBAT7U (0) | |
500 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
501 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
1c274c4e | 502 | |
1c274c4e KP |
503 | #if (CONFIG_CMD_KGDB) |
504 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
505 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
506 | #endif | |
507 | ||
508 | /* | |
509 | * Environment Configuration | |
510 | */ | |
511 | #define CONFIG_ENV_OVERWRITE | |
512 | ||
977b5758 | 513 | #define CONFIG_HAS_ETH0 /* add support for "ethaddr" */ |
1c274c4e | 514 | #define CONFIG_HAS_ETH1 /* add support for "eth1addr" */ |
1c274c4e | 515 | |
6d0f6bcf JCPV |
516 | /* use mac_read_from_eeprom() to read ethaddr from I2C EEPROM (see CONFIG_SYS_I2C_EEPROM) */ |
517 | #define CONFIG_SYS_I2C_MAC_OFFSET 0x7f00 /* MAC address offset in I2C EEPROM */ | |
5b2793a3 | 518 | |
1c274c4e KP |
519 | #define CONFIG_NETDEV eth1 |
520 | ||
521 | #define CONFIG_HOSTNAME mpc8323erdb | |
8b3637c6 | 522 | #define CONFIG_ROOTPATH "/nfsroot" |
1c274c4e | 523 | #define CONFIG_RAMDISKFILE rootfs.ext2.gz.uboot |
b3f44c21 | 524 | #define CONFIG_BOOTFILE "uImage" |
1c274c4e KP |
525 | #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ |
526 | #define CONFIG_FDTFILE mpc832x_rdb.dtb | |
527 | ||
79f516bc | 528 | #define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */ |
7fd0bea2 | 529 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ |
1c274c4e KP |
530 | #define CONFIG_BAUDRATE 115200 |
531 | ||
532 | #define XMK_STR(x) #x | |
533 | #define MK_STR(x) XMK_STR(x) | |
534 | ||
535 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
536 | "netdev=" MK_STR(CONFIG_NETDEV) "\0" \ | |
537 | "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \ | |
538 | "tftpflash=tftp $loadaddr $uboot;" \ | |
14d0a02a WD |
539 | "protect off " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ |
540 | "erase " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ | |
541 | "cp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize; " \ | |
542 | "protect on " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ | |
543 | "cmp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize\0" \ | |
79f516bc | 544 | "fdtaddr=780000\0" \ |
1c274c4e KP |
545 | "fdtfile=" MK_STR(CONFIG_FDTFILE) "\0" \ |
546 | "ramdiskaddr=1000000\0" \ | |
547 | "ramdiskfile=" MK_STR(CONFIG_RAMDISKFILE) "\0" \ | |
548 | "console=ttyS0\0" \ | |
549 | "setbootargs=setenv bootargs " \ | |
550 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0" \ | |
551 | "setipargs=setenv bootargs nfsroot=$serverip:$rootpath " \ | |
552 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
553 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0" | |
554 | ||
555 | #define CONFIG_NFSBOOTCOMMAND \ | |
556 | "setenv rootdev /dev/nfs;" \ | |
557 | "run setbootargs;" \ | |
558 | "run setipargs;" \ | |
559 | "tftp $loadaddr $bootfile;" \ | |
560 | "tftp $fdtaddr $fdtfile;" \ | |
561 | "bootm $loadaddr - $fdtaddr" | |
562 | ||
563 | #define CONFIG_RAMBOOTCOMMAND \ | |
564 | "setenv rootdev /dev/ram;" \ | |
565 | "run setbootargs;" \ | |
566 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
567 | "tftp $loadaddr $bootfile;" \ | |
568 | "tftp $fdtaddr $fdtfile;" \ | |
569 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
570 | ||
571 | #undef MK_STR | |
572 | #undef XMK_STR | |
573 | ||
574 | #endif /* __CONFIG_H */ |