]>
Commit | Line | Data |
---|---|---|
5f820439 DL |
1 | /* |
2 | * Copyright (C) 2006 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * Dave Liu <daveliu@freescale.com> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License as | |
8 | * published by the Free Software Foundation; either version 2 of | |
9 | * the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
dd520bf3 | 13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
5f820439 DL |
14 | * GNU General Public License for more details. |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
19 | * MA 02111-1307 USA | |
20 | */ | |
21 | ||
22 | #ifndef __CONFIG_H | |
23 | #define __CONFIG_H | |
24 | ||
5f820439 DL |
25 | /* |
26 | * High Level Configuration Options | |
27 | */ | |
28 | #define CONFIG_E300 1 /* E300 family */ | |
29 | #define CONFIG_QE 1 /* Has QE */ | |
30 | #define CONFIG_MPC83XX 1 /* MPC83XX family */ | |
31 | #define CONFIG_MPC8360 1 /* MPC8360 CPU specific */ | |
32 | #define CONFIG_MPC8360EMDS 1 /* MPC8360EMDS board specific */ | |
14778585 TL |
33 | #undef CONFIG_PQ_MDS_PIB /* POWERQUICC MDS Platform IO Board */ |
34 | #undef CONFIG_PQ_MDS_PIB_ATM /* QOC3 ATM card */ | |
5f820439 DL |
35 | |
36 | /* | |
37 | * System Clock Setup | |
38 | */ | |
39 | #ifdef CONFIG_PCISLAVE | |
40 | #define CONFIG_83XX_PCICLK 66000000 /* in HZ */ | |
41 | #else | |
42 | #define CONFIG_83XX_CLKIN 66000000 /* in Hz */ | |
43 | #endif | |
44 | ||
45 | #ifndef CONFIG_SYS_CLK_FREQ | |
46 | #define CONFIG_SYS_CLK_FREQ 66000000 | |
47 | #endif | |
48 | ||
49 | /* | |
50 | * Hardware Reset Configuration Word | |
51 | */ | |
52 | #define CFG_HRCW_LOW (\ | |
53 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ | |
54 | HRCWL_DDR_TO_SCB_CLK_1X1 |\ | |
55 | HRCWL_CSB_TO_CLKIN_4X1 |\ | |
56 | HRCWL_VCO_1X2 |\ | |
57 | HRCWL_CE_PLL_VCO_DIV_4 |\ | |
58 | HRCWL_CE_PLL_DIV_1X1 |\ | |
59 | HRCWL_CE_TO_PLL_1X6 |\ | |
60 | HRCWL_CORE_TO_CSB_2X1) | |
61 | ||
62 | #ifdef CONFIG_PCISLAVE | |
63 | #define CFG_HRCW_HIGH (\ | |
64 | HRCWH_PCI_AGENT |\ | |
65 | HRCWH_PCI1_ARBITER_DISABLE |\ | |
66 | HRCWH_PCICKDRV_DISABLE |\ | |
67 | HRCWH_CORE_ENABLE |\ | |
68 | HRCWH_FROM_0XFFF00100 |\ | |
69 | HRCWH_BOOTSEQ_DISABLE |\ | |
70 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
71 | HRCWH_ROM_LOC_LOCAL_16BIT) | |
72 | #else | |
73 | #define CFG_HRCW_HIGH (\ | |
74 | HRCWH_PCI_HOST |\ | |
75 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
76 | HRCWH_PCICKDRV_ENABLE |\ | |
77 | HRCWH_CORE_ENABLE |\ | |
78 | HRCWH_FROM_0X00000100 |\ | |
79 | HRCWH_BOOTSEQ_DISABLE |\ | |
80 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
81 | HRCWH_ROM_LOC_LOCAL_16BIT) | |
82 | #endif | |
83 | ||
84 | /* | |
85 | * System IO Config | |
86 | */ | |
87 | #define CFG_SICRH 0x00000000 | |
88 | #define CFG_SICRL 0x40000000 | |
89 | ||
90 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */ | |
14778585 | 91 | #define CONFIG_BOARD_EARLY_INIT_R |
5f820439 DL |
92 | |
93 | /* | |
94 | * IMMR new address | |
95 | */ | |
d239d74b | 96 | #define CFG_IMMR 0xE0000000 |
5f820439 DL |
97 | |
98 | /* | |
99 | * DDR Setup | |
100 | */ | |
101 | #define CFG_DDR_BASE 0x00000000 /* DDR is system memory */ | |
102 | #define CFG_SDRAM_BASE CFG_DDR_BASE | |
103 | #define CFG_DDR_SDRAM_BASE CFG_DDR_BASE | |
b110f40b XX |
104 | #define CFG_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \ |
105 | DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05) | |
5f820439 | 106 | |
bf0b542d KP |
107 | #define CFG_83XX_DDR_USES_CS0 |
108 | ||
b110f40b | 109 | #define CONFIG_DDR_ECC /* support DDR ECC function */ |
5f820439 DL |
110 | #define CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */ |
111 | ||
b110f40b XX |
112 | /* |
113 | * DDRCDR - DDR Control Driver Register | |
114 | */ | |
115 | #define CFG_DDRCDR_VALUE 0x80080001 | |
116 | ||
5f820439 DL |
117 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ |
118 | #if defined(CONFIG_SPD_EEPROM) | |
119 | /* | |
120 | * Determine DDR configuration from I2C interface. | |
121 | */ | |
122 | #define SPD_EEPROM_ADDRESS 0x52 /* DDR SODIMM */ | |
123 | #else | |
124 | /* | |
125 | * Manually set up DDR parameters | |
126 | */ | |
127 | #define CFG_DDR_SIZE 256 /* MB */ | |
b110f40b XX |
128 | #if defined(CONFIG_DDR_II) |
129 | #define CFG_DDRCDR 0x80080001 | |
130 | #define CFG_DDR_CS0_BNDS 0x0000000f | |
131 | #define CFG_DDR_CS0_CONFIG 0x80330102 | |
132 | #define CFG_DDR_TIMING_0 0x00220802 | |
133 | #define CFG_DDR_TIMING_1 0x38357322 | |
134 | #define CFG_DDR_TIMING_2 0x2f9048c8 | |
135 | #define CFG_DDR_TIMING_3 0x00000000 | |
136 | #define CFG_DDR_CLK_CNTL 0x02000000 | |
137 | #define CFG_DDR_MODE 0x47d00432 | |
138 | #define CFG_DDR_MODE2 0x8000c000 | |
139 | #define CFG_DDR_INTERVAL 0x03cf0080 | |
140 | #define CFG_DDR_SDRAM_CFG 0x43000000 | |
141 | #define CFG_DDR_SDRAM_CFG2 0x00401000 | |
142 | #else | |
5f820439 DL |
143 | #define CFG_DDR_CONFIG (CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_9) |
144 | #define CFG_DDR_TIMING_1 0x37344321 /* tCL-tRCD-tRP-tRAS=2.5-3-3-7 */ | |
145 | #define CFG_DDR_TIMING_2 0x00000800 /* may need tuning */ | |
dd520bf3 | 146 | #define CFG_DDR_CONTROL 0x42008000 /* Self refresh,2T timing */ |
5f820439 DL |
147 | #define CFG_DDR_MODE 0x20000162 /* DLL,normal,seq,4/2.5 */ |
148 | #define CFG_DDR_INTERVAL 0x045b0100 /* page mode */ | |
149 | #endif | |
b110f40b | 150 | #endif |
5f820439 DL |
151 | |
152 | /* | |
153 | * Memory test | |
154 | */ | |
155 | #undef CFG_DRAM_TEST /* memory test, takes time */ | |
156 | #define CFG_MEMTEST_START 0x00000000 /* memtest region */ | |
157 | #define CFG_MEMTEST_END 0x00100000 | |
158 | ||
159 | /* | |
160 | * The reserved memory | |
161 | */ | |
162 | ||
163 | #define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */ | |
164 | ||
165 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) | |
166 | #define CFG_RAMBOOT | |
167 | #else | |
dd520bf3 | 168 | #undef CFG_RAMBOOT |
5f820439 DL |
169 | #endif |
170 | ||
b2893e1f | 171 | /* CFG_MONITOR_LEN must be a multiple of CFG_ENV_SECT_SIZE */ |
5f820439 DL |
172 | #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
173 | #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ | |
174 | ||
175 | /* | |
176 | * Initial RAM Base Address Setup | |
177 | */ | |
178 | #define CFG_INIT_RAM_LOCK 1 | |
179 | #define CFG_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ | |
180 | #define CFG_INIT_RAM_END 0x1000 /* End of used area in RAM */ | |
181 | #define CFG_GBL_DATA_SIZE 0x100 /* num bytes initial data */ | |
182 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
183 | ||
184 | /* | |
185 | * Local Bus Configuration & Clock Setup | |
186 | */ | |
187 | #define CFG_LCRR (LCRR_DBYP | LCRR_CLKDIV_4) | |
188 | #define CFG_LBC_LBCR 0x00000000 | |
189 | ||
190 | /* | |
191 | * FLASH on the Local Bus | |
192 | */ | |
193 | #define CFG_FLASH_CFI /* use the Common Flash Interface */ | |
194 | #define CFG_FLASH_CFI_DRIVER /* use the CFI driver */ | |
195 | #define CFG_FLASH_BASE 0xFE000000 /* FLASH base address */ | |
b110f40b | 196 | #define CFG_FLASH_SIZE 32 /* max FLASH size is 32M */ |
5f820439 DL |
197 | |
198 | #define CFG_LBLAWBAR0_PRELIM CFG_FLASH_BASE /* Window base at flash base */ | |
199 | #define CFG_LBLAWAR0_PRELIM 0x80000018 /* 32MB window size */ | |
200 | ||
201 | #define CFG_BR0_PRELIM (CFG_FLASH_BASE | /* Flash Base address */ \ | |
202 | (2 << BR_PS_SHIFT) | /* 16 bit port size */ \ | |
203 | BR_V) /* valid */ | |
b110f40b XX |
204 | #define CFG_OR0_PRELIM ((~(CFG_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \ |
205 | OR_GPCM_CSNT | OR_GPCM_ACS_0b11 | OR_GPCM_XACS | OR_GPCM_SCY_15 | \ | |
206 | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD) | |
5f820439 DL |
207 | |
208 | #define CFG_MAX_FLASH_BANKS 1 /* number of banks */ | |
b110f40b | 209 | #define CFG_MAX_FLASH_SECT 256 /* max sectors per device */ |
5f820439 DL |
210 | |
211 | #undef CFG_FLASH_CHECKSUM | |
212 | ||
213 | /* | |
214 | * BCSR on the Local Bus | |
215 | */ | |
216 | #define CFG_BCSR 0xF8000000 | |
217 | #define CFG_LBLAWBAR1_PRELIM CFG_BCSR /* Access window base at BCSR base */ | |
a87c856e | 218 | #define CFG_LBLAWAR1_PRELIM 0x8000000F /* Access window size 64K */ |
5f820439 DL |
219 | |
220 | #define CFG_BR1_PRELIM (CFG_BCSR|0x00000801) /* Port size=8bit, MSEL=GPCM */ | |
221 | #define CFG_OR1_PRELIM 0xFFFFE9f7 /* length 32K */ | |
222 | ||
223 | /* | |
224 | * SDRAM on the Local Bus | |
225 | */ | |
226 | #define CFG_LBC_SDRAM_BASE 0xF0000000 /* SDRAM base address */ | |
227 | #define CFG_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ | |
228 | ||
229 | #define CFG_LB_SDRAM /* if board has SRDAM on local bus */ | |
230 | ||
231 | #ifdef CFG_LB_SDRAM | |
232 | #define CFG_LBLAWBAR2_PRELIM CFG_LBC_SDRAM_BASE | |
233 | #define CFG_LBLAWAR2_PRELIM 0x80000019 /* 64MB */ | |
234 | ||
235 | /*local bus BR2, OR2 definition for SDRAM if soldered on the EPB board */ | |
236 | /* | |
237 | * Base Register 2 and Option Register 2 configure SDRAM. | |
238 | * The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000. | |
239 | * | |
240 | * For BR2, need: | |
241 | * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 | |
242 | * port size = 32-bits = BR2[19:20] = 11 | |
243 | * no parity checking = BR2[21:22] = 00 | |
244 | * SDRAM for MSEL = BR2[24:26] = 011 | |
245 | * Valid = BR[31] = 1 | |
246 | * | |
dd520bf3 | 247 | * 0 4 8 12 16 20 24 28 |
5f820439 DL |
248 | * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 |
249 | * | |
250 | * CFG_LBC_SDRAM_BASE should be masked and OR'ed into | |
251 | * the top 17 bits of BR2. | |
252 | */ | |
253 | ||
254 | #define CFG_BR2_PRELIM 0xf0001861 /*Port size=32bit, MSEL=SDRAM */ | |
255 | ||
256 | /* | |
257 | * The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64. | |
258 | * | |
259 | * For OR2, need: | |
260 | * 64MB mask for AM, OR2[0:7] = 1111 1100 | |
261 | * XAM, OR2[17:18] = 11 | |
262 | * 9 columns OR2[19-21] = 010 | |
dd520bf3 | 263 | * 13 rows OR2[23-25] = 100 |
5f820439 DL |
264 | * EAD set for extra time OR[31] = 1 |
265 | * | |
dd520bf3 | 266 | * 0 4 8 12 16 20 24 28 |
5f820439 DL |
267 | * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 |
268 | */ | |
269 | ||
270 | #define CFG_OR2_PRELIM 0xfc006901 | |
271 | ||
272 | #define CFG_LBC_LSRT 0x32000000 /* LB sdram refresh timer, about 6us */ | |
273 | #define CFG_LBC_MRTPR 0x20000000 /* LB refresh timer prescal, 266MHz/32 */ | |
274 | ||
275 | /* | |
276 | * LSDMR masks | |
277 | */ | |
dd520bf3 WD |
278 | #define CFG_LBC_LSDMR_OP_NORMAL (0 << (31 - 4)) |
279 | #define CFG_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4)) | |
280 | #define CFG_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4)) | |
5f820439 DL |
281 | #define CFG_LBC_LSDMR_OP_MRW (3 << (31 - 4)) |
282 | #define CFG_LBC_LSDMR_OP_PRECH (4 << (31 - 4)) | |
dd520bf3 WD |
283 | #define CFG_LBC_LSDMR_OP_PCHALL (5 << (31 - 4)) |
284 | #define CFG_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4)) | |
5f820439 DL |
285 | #define CFG_LBC_LSDMR_OP_RWINV (7 << (31 - 4)) |
286 | ||
287 | #define CFG_LBC_LSDMR_COMMON 0x0063b723 | |
288 | ||
289 | /* | |
290 | * SDRAM Controller configuration sequence. | |
291 | */ | |
292 | #define CFG_LBC_LSDMR_1 ( CFG_LBC_LSDMR_COMMON \ | |
293 | | CFG_LBC_LSDMR_OP_PCHALL) | |
294 | #define CFG_LBC_LSDMR_2 ( CFG_LBC_LSDMR_COMMON \ | |
295 | | CFG_LBC_LSDMR_OP_ARFRSH) | |
296 | #define CFG_LBC_LSDMR_3 ( CFG_LBC_LSDMR_COMMON \ | |
297 | | CFG_LBC_LSDMR_OP_ARFRSH) | |
298 | #define CFG_LBC_LSDMR_4 ( CFG_LBC_LSDMR_COMMON \ | |
299 | | CFG_LBC_LSDMR_OP_MRW) | |
300 | #define CFG_LBC_LSDMR_5 ( CFG_LBC_LSDMR_COMMON \ | |
301 | | CFG_LBC_LSDMR_OP_NORMAL) | |
302 | ||
303 | #endif | |
304 | ||
305 | /* | |
306 | * Windows to access PIB via local bus | |
307 | */ | |
a87c856e DL |
308 | #define CFG_LBLAWBAR3_PRELIM 0xf8010000 /* windows base 0xf8010000 */ |
309 | #define CFG_LBLAWAR3_PRELIM 0x8000000e /* windows size 32KB */ | |
5f820439 DL |
310 | |
311 | /* | |
312 | * CS4 on Local Bus, to PIB | |
313 | */ | |
14778585 | 314 | #define CFG_BR4_PRELIM 0xf8010801 /* CS4 base address at 0xf8010000 */ |
5f820439 DL |
315 | #define CFG_OR4_PRELIM 0xffffe9f7 /* size 32KB, port size 8bit, GPCM */ |
316 | ||
317 | /* | |
318 | * CS5 on Local Bus, to PIB | |
319 | */ | |
14778585 | 320 | #define CFG_BR5_PRELIM 0xf8008801 /* CS5 base address at 0xf8008000 */ |
5f820439 DL |
321 | #define CFG_OR5_PRELIM 0xffffe9f7 /* size 32KB, port size 8bit, GPCM */ |
322 | ||
323 | /* | |
324 | * Serial Port | |
325 | */ | |
326 | #define CONFIG_CONS_INDEX 1 | |
327 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
328 | #define CFG_NS16550 | |
329 | #define CFG_NS16550_SERIAL | |
330 | #define CFG_NS16550_REG_SIZE 1 | |
331 | #define CFG_NS16550_CLK get_bus_freq(0) | |
332 | ||
333 | #define CFG_BAUDRATE_TABLE \ | |
334 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} | |
335 | ||
d239d74b TT |
336 | #define CFG_NS16550_COM1 (CFG_IMMR+0x4500) |
337 | #define CFG_NS16550_COM2 (CFG_IMMR+0x4600) | |
5f820439 | 338 | |
22d71a71 | 339 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
5f820439 DL |
340 | /* Use the HUSH parser */ |
341 | #define CFG_HUSH_PARSER | |
dd520bf3 | 342 | #ifdef CFG_HUSH_PARSER |
5f820439 DL |
343 | #define CFG_PROMPT_HUSH_PS2 "> " |
344 | #endif | |
345 | ||
bf0b542d | 346 | /* pass open firmware flat tree */ |
213bf8c8 | 347 | #define CONFIG_OF_LIBFDT 1 |
bf0b542d | 348 | #define CONFIG_OF_BOARD_SETUP 1 |
5b8bc606 | 349 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 |
bf0b542d | 350 | |
5f820439 DL |
351 | /* I2C */ |
352 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
353 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
be5e6181 TT |
354 | #define CONFIG_FSL_I2C |
355 | #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ | |
5f820439 DL |
356 | #define CFG_I2C_SLAVE 0x7F |
357 | #define CFG_I2C_NOPROBES {0x52} /* Don't probe these addrs */ | |
358 | #define CFG_I2C_OFFSET 0x3000 | |
dd520bf3 | 359 | #define CFG_I2C2_OFFSET 0x3100 |
5f820439 DL |
360 | |
361 | /* | |
362 | * Config on-board RTC | |
363 | */ | |
364 | #define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */ | |
365 | #define CFG_I2C_RTC_ADDR 0x68 /* at address 0x68 */ | |
366 | ||
367 | /* | |
368 | * General PCI | |
369 | * Addresses are mapped 1-1. | |
370 | */ | |
371 | #define CFG_PCI_MEM_BASE 0x80000000 | |
372 | #define CFG_PCI_MEM_PHYS CFG_PCI_MEM_BASE | |
373 | #define CFG_PCI_MEM_SIZE 0x10000000 /* 256M */ | |
374 | #define CFG_PCI_MMIO_BASE 0x90000000 | |
375 | #define CFG_PCI_MMIO_PHYS CFG_PCI_MMIO_BASE | |
376 | #define CFG_PCI_MMIO_SIZE 0x10000000 /* 256M */ | |
377 | #define CFG_PCI_IO_BASE 0xE0300000 | |
378 | #define CFG_PCI_IO_PHYS 0xE0300000 | |
379 | #define CFG_PCI_IO_SIZE 0x100000 /* 1M */ | |
380 | ||
381 | #define CFG_PCI_SLV_MEM_LOCAL CFG_SDRAM_BASE | |
382 | #define CFG_PCI_SLV_MEM_BUS 0x00000000 | |
383 | #define CFG_PCI_SLV_MEM_SIZE 0x80000000 | |
384 | ||
385 | ||
386 | #ifdef CONFIG_PCI | |
387 | ||
388 | #define CONFIG_NET_MULTI | |
389 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
390 | ||
391 | #undef CONFIG_EEPRO100 | |
392 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
dd520bf3 | 393 | #define CFG_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
5f820439 DL |
394 | |
395 | #endif /* CONFIG_PCI */ | |
396 | ||
397 | ||
398 | #ifndef CONFIG_NET_MULTI | |
399 | #define CONFIG_NET_MULTI 1 | |
400 | #endif | |
401 | ||
7737d5c6 DL |
402 | /* |
403 | * QE UEC ethernet configuration | |
404 | */ | |
405 | #define CONFIG_UEC_ETH | |
711a7946 | 406 | #define CONFIG_ETHPRIME "FSL UEC0" |
7737d5c6 DL |
407 | #define CONFIG_PHY_MODE_NEED_CHANGE |
408 | ||
409 | #define CONFIG_UEC_ETH1 /* GETH1 */ | |
410 | ||
411 | #ifdef CONFIG_UEC_ETH1 | |
412 | #define CFG_UEC1_UCC_NUM 0 /* UCC1 */ | |
413 | #define CFG_UEC1_RX_CLK QE_CLK_NONE | |
414 | #define CFG_UEC1_TX_CLK QE_CLK9 | |
415 | #define CFG_UEC1_ETH_TYPE GIGA_ETH | |
416 | #define CFG_UEC1_PHY_ADDR 0 | |
dd520bf3 | 417 | #define CFG_UEC1_INTERFACE_MODE ENET_1000_GMII |
7737d5c6 DL |
418 | #endif |
419 | ||
420 | #define CONFIG_UEC_ETH2 /* GETH2 */ | |
421 | ||
422 | #ifdef CONFIG_UEC_ETH2 | |
423 | #define CFG_UEC2_UCC_NUM 1 /* UCC2 */ | |
424 | #define CFG_UEC2_RX_CLK QE_CLK_NONE | |
425 | #define CFG_UEC2_TX_CLK QE_CLK4 | |
426 | #define CFG_UEC2_ETH_TYPE GIGA_ETH | |
427 | #define CFG_UEC2_PHY_ADDR 1 | |
dd520bf3 | 428 | #define CFG_UEC2_INTERFACE_MODE ENET_1000_GMII |
7737d5c6 DL |
429 | #endif |
430 | ||
5f820439 DL |
431 | /* |
432 | * Environment | |
433 | */ | |
434 | ||
435 | #ifndef CFG_RAMBOOT | |
436 | #define CFG_ENV_IS_IN_FLASH 1 | |
b2893e1f TT |
437 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) |
438 | #define CFG_ENV_SECT_SIZE 0x20000 | |
5f820439 DL |
439 | #define CFG_ENV_SIZE 0x2000 |
440 | #else | |
441 | #define CFG_NO_FLASH 1 /* Flash is not usable now */ | |
442 | #define CFG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ | |
443 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000) | |
444 | #define CFG_ENV_SIZE 0x2000 | |
445 | #endif | |
446 | ||
447 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
448 | #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ | |
449 | ||
659e2f67 JL |
450 | /* |
451 | * BOOTP options | |
452 | */ | |
453 | #define CONFIG_BOOTP_BOOTFILESIZE | |
454 | #define CONFIG_BOOTP_BOOTPATH | |
455 | #define CONFIG_BOOTP_GATEWAY | |
456 | #define CONFIG_BOOTP_HOSTNAME | |
457 | ||
458 | ||
8ea5499a JL |
459 | /* |
460 | * Command line configuration. | |
461 | */ | |
462 | #include <config_cmd_default.h> | |
463 | ||
464 | #define CONFIG_CMD_PING | |
465 | #define CONFIG_CMD_I2C | |
466 | #define CONFIG_CMD_ASKENV | |
b5cdd7df | 467 | #define CONFIG_CMD_SDRAM |
8ea5499a | 468 | |
5f820439 | 469 | #if defined(CONFIG_PCI) |
8ea5499a | 470 | #define CONFIG_CMD_PCI |
5f820439 | 471 | #endif |
8ea5499a JL |
472 | |
473 | #if defined(CFG_RAMBOOT) | |
474 | #undef CONFIG_CMD_ENV | |
475 | #undef CONFIG_CMD_LOADS | |
5f820439 DL |
476 | #endif |
477 | ||
5f820439 DL |
478 | |
479 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
480 | ||
481 | /* | |
482 | * Miscellaneous configurable options | |
483 | */ | |
484 | #define CFG_LONGHELP /* undef to save memory */ | |
485 | #define CFG_LOAD_ADDR 0x2000000 /* default load address */ | |
486 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
487 | ||
8ea5499a | 488 | #if defined(CONFIG_CMD_KGDB) |
5f820439 DL |
489 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
490 | #else | |
491 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
492 | #endif | |
493 | ||
494 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
495 | #define CFG_MAXARGS 16 /* max number of command args */ | |
496 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
497 | #define CFG_HZ 1000 /* decrementer freq: 1ms ticks */ | |
498 | ||
499 | /* | |
500 | * For booting Linux, the board info and command line data | |
501 | * have to be in the first 8 MB of memory, since this is | |
502 | * the maximum mapped by the Linux kernel during initialization. | |
503 | */ | |
504 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ | |
505 | ||
506 | /* | |
507 | * Core HID Setup | |
508 | */ | |
509 | #define CFG_HID0_INIT 0x000000000 | |
510 | #define CFG_HID0_FINAL HID0_ENABLE_MACHINE_CHECK | |
511 | #define CFG_HID2 HID2_HBE | |
512 | ||
5f820439 DL |
513 | /* |
514 | * MMU Setup | |
515 | */ | |
516 | ||
517 | /* DDR: cache cacheable */ | |
518 | #define CFG_IBAT0L (CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) | |
519 | #define CFG_IBAT0U (CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
520 | #define CFG_DBAT0L CFG_IBAT0L | |
521 | #define CFG_DBAT0U CFG_IBAT0U | |
522 | ||
523 | /* IMMRBAR & PCI IO: cache-inhibit and guarded */ | |
d239d74b | 524 | #define CFG_IBAT1L (CFG_IMMR | BATL_PP_10 | \ |
5f820439 | 525 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
d239d74b | 526 | #define CFG_IBAT1U (CFG_IMMR | BATU_BL_4M | BATU_VS | BATU_VP) |
5f820439 DL |
527 | #define CFG_DBAT1L CFG_IBAT1L |
528 | #define CFG_DBAT1U CFG_IBAT1U | |
529 | ||
530 | /* BCSR: cache-inhibit and guarded */ | |
531 | #define CFG_IBAT2L (CFG_BCSR | BATL_PP_10 | \ | |
532 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | |
533 | #define CFG_IBAT2U (CFG_BCSR | BATU_BL_128K | BATU_VS | BATU_VP) | |
534 | #define CFG_DBAT2L CFG_IBAT2L | |
535 | #define CFG_DBAT2U CFG_IBAT2U | |
536 | ||
537 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
538 | #define CFG_IBAT3L (CFG_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) | |
539 | #define CFG_IBAT3U (CFG_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP) | |
540 | #define CFG_DBAT3L (CFG_FLASH_BASE | BATL_PP_10 | \ | |
541 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | |
542 | #define CFG_DBAT3U CFG_IBAT3U | |
543 | ||
544 | /* Local bus SDRAM: cacheable */ | |
545 | #define CFG_IBAT4L (CFG_LBC_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) | |
546 | #define CFG_IBAT4U (CFG_LBC_SDRAM_BASE | BATU_BL_64M | BATU_VS | BATU_VP) | |
547 | #define CFG_DBAT4L CFG_IBAT4L | |
548 | #define CFG_DBAT4U CFG_IBAT4U | |
549 | ||
550 | /* Stack in dcache: cacheable, no memory coherence */ | |
551 | #define CFG_IBAT5L (CFG_INIT_RAM_ADDR | BATL_PP_10) | |
552 | #define CFG_IBAT5U (CFG_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
553 | #define CFG_DBAT5L CFG_IBAT5L | |
554 | #define CFG_DBAT5U CFG_IBAT5U | |
555 | ||
556 | #ifdef CONFIG_PCI | |
557 | /* PCI MEM space: cacheable */ | |
558 | #define CFG_IBAT6L (CFG_PCI_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE) | |
559 | #define CFG_IBAT6U (CFG_PCI_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) | |
560 | #define CFG_DBAT6L CFG_IBAT6L | |
561 | #define CFG_DBAT6U CFG_IBAT6U | |
562 | /* PCI MMIO space: cache-inhibit and guarded */ | |
563 | #define CFG_IBAT7L (CFG_PCI_MMIO_PHYS | BATL_PP_10 | \ | |
564 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) | |
565 | #define CFG_IBAT7U (CFG_PCI_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) | |
566 | #define CFG_DBAT7L CFG_IBAT7L | |
567 | #define CFG_DBAT7U CFG_IBAT7U | |
568 | #else | |
569 | #define CFG_IBAT6L (0) | |
570 | #define CFG_IBAT6U (0) | |
571 | #define CFG_IBAT7L (0) | |
572 | #define CFG_IBAT7U (0) | |
573 | #define CFG_DBAT6L CFG_IBAT6L | |
574 | #define CFG_DBAT6U CFG_IBAT6U | |
575 | #define CFG_DBAT7L CFG_IBAT7L | |
576 | #define CFG_DBAT7U CFG_IBAT7U | |
577 | #endif | |
578 | ||
579 | /* | |
580 | * Internal Definitions | |
581 | * | |
582 | * Boot Flags | |
583 | */ | |
584 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
585 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
586 | ||
8ea5499a | 587 | #if defined(CONFIG_CMD_KGDB) |
5f820439 DL |
588 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ |
589 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
590 | #endif | |
591 | ||
592 | /* | |
593 | * Environment Configuration | |
594 | */ | |
595 | ||
596 | #define CONFIG_ENV_OVERWRITE | |
597 | ||
598 | #if defined(CONFIG_UEC_ETH) | |
977b5758 | 599 | #define CONFIG_HAS_ETH0 |
5f820439 DL |
600 | #define CONFIG_ETHADDR 00:04:9f:ef:01:01 |
601 | #define CONFIG_HAS_ETH1 | |
dd520bf3 | 602 | #define CONFIG_ETH1ADDR 00:04:9f:ef:01:02 |
5f820439 DL |
603 | #endif |
604 | ||
dd520bf3 | 605 | #define CONFIG_BAUDRATE 115200 |
5f820439 | 606 | |
dd520bf3 | 607 | #define CONFIG_LOADADDR 200000 /* default location for tftp and bootm */ |
5f820439 | 608 | |
dd520bf3 WD |
609 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ |
610 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
5f820439 | 611 | |
dd520bf3 WD |
612 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
613 | "netdev=eth0\0" \ | |
614 | "consoledev=ttyS0\0" \ | |
615 | "ramdiskaddr=1000000\0" \ | |
5f820439 | 616 | "ramdiskfile=ramfs.83xx\0" \ |
bf0b542d | 617 | "fdtaddr=400000\0" \ |
6752ed08 | 618 | "fdtfile=mpc8360emds.dtb\0" \ |
bf0b542d | 619 | "" |
5f820439 | 620 | |
dd520bf3 WD |
621 | #define CONFIG_NFSBOOTCOMMAND \ |
622 | "setenv bootargs root=/dev/nfs rw " \ | |
623 | "nfsroot=$serverip:$rootpath " \ | |
bf0b542d | 624 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ |
dd520bf3 WD |
625 | "console=$consoledev,$baudrate $othbootargs;" \ |
626 | "tftp $loadaddr $bootfile;" \ | |
bf0b542d KP |
627 | "tftp $fdtaddr $fdtfile;" \ |
628 | "bootm $loadaddr - $fdtaddr" | |
5f820439 | 629 | |
bf0b542d | 630 | #define CONFIG_RAMBOOTCOMMAND \ |
dd520bf3 WD |
631 | "setenv bootargs root=/dev/ram rw " \ |
632 | "console=$consoledev,$baudrate $othbootargs;" \ | |
633 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
634 | "tftp $loadaddr $bootfile;" \ | |
bf0b542d KP |
635 | "tftp $fdtaddr $fdtfile;" \ |
636 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
637 | ||
5f820439 DL |
638 | |
639 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
640 | ||
641 | #endif /* __CONFIG_H */ |