]>
Commit | Line | Data |
---|---|---|
fab6f556 AV |
1 | /* |
2 | * Copyright (C) 2006 Freescale Semiconductor, Inc. | |
3 | * Dave Liu <daveliu@freescale.com> | |
4 | * | |
5 | * Copyright (C) 2007 Logic Product Development, Inc. | |
6 | * Peter Barada <peterb@logicpd.com> | |
7 | * | |
8 | * Copyright (C) 2007 MontaVista Software, Inc. | |
9 | * Anton Vorontsov <avorontsov@ru.mvista.com> | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation; either version 2 of | |
14 | * the License, or (at your option) any later version. | |
15 | */ | |
16 | ||
17 | #ifndef __CONFIG_H | |
18 | #define __CONFIG_H | |
19 | ||
fab6f556 AV |
20 | /* |
21 | * High Level Configuration Options | |
22 | */ | |
23 | #define CONFIG_E300 1 /* E300 family */ | |
24 | #define CONFIG_QE 1 /* Has QE */ | |
0f898604 | 25 | #define CONFIG_MPC83xx 1 /* MPC83xx family */ |
fab6f556 AV |
26 | #define CONFIG_MPC8360 1 /* MPC8360 CPU specific */ |
27 | #define CONFIG_MPC8360ERDK 1 /* MPC8360ERDK board specific */ | |
28 | ||
2ae18241 WD |
29 | #define CONFIG_SYS_TEXT_BASE 0xFF800000 |
30 | ||
fab6f556 AV |
31 | /* |
32 | * System Clock Setup | |
33 | */ | |
34 | #ifdef CONFIG_CLKIN_33MHZ | |
f700e7df AV |
35 | #define CONFIG_83XX_CLKIN 33333333 |
36 | #define CONFIG_SYS_CLK_FREQ 33333333 | |
2ae18241 | 37 | #define CONFIG_PCI_33M 1 |
fab6f556 AV |
38 | #define HRCWL_CSB_TO_CLKIN_MPC8360ERDK HRCWL_CSB_TO_CLKIN_10X1 |
39 | #else | |
40 | #define CONFIG_83XX_CLKIN 66000000 | |
41 | #define CONFIG_SYS_CLK_FREQ 66000000 | |
2ae18241 | 42 | #define CONFIG_PCI_66M 1 |
fab6f556 AV |
43 | #define HRCWL_CSB_TO_CLKIN_MPC8360ERDK HRCWL_CSB_TO_CLKIN_5X1 |
44 | #endif /* CONFIG_CLKIN_33MHZ */ | |
45 | ||
46 | /* | |
47 | * Hardware Reset Configuration Word | |
48 | */ | |
6d0f6bcf | 49 | #define CONFIG_SYS_HRCW_LOW (\ |
fab6f556 AV |
50 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
51 | HRCWL_DDR_TO_SCB_CLK_1X1 |\ | |
52 | HRCWL_CSB_TO_CLKIN_MPC8360ERDK |\ | |
53 | HRCWL_CORE_TO_CSB_2X1 |\ | |
54 | HRCWL_CE_TO_PLL_1X15) | |
55 | ||
6d0f6bcf | 56 | #define CONFIG_SYS_HRCW_HIGH (\ |
fab6f556 AV |
57 | HRCWH_PCI_HOST |\ |
58 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
59 | HRCWH_PCICKDRV_ENABLE |\ | |
60 | HRCWH_CORE_ENABLE |\ | |
61 | HRCWH_FROM_0X00000100 |\ | |
62 | HRCWH_BOOTSEQ_DISABLE |\ | |
63 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
64 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
65 | HRCWH_SECONDARY_DDR_DISABLE |\ | |
66 | HRCWH_BIG_ENDIAN |\ | |
67 | HRCWH_LALE_EARLY) | |
68 | ||
69 | /* | |
70 | * System IO Config | |
71 | */ | |
6d0f6bcf JCPV |
72 | #define CONFIG_SYS_SICRH 0x00000000 |
73 | #define CONFIG_SYS_SICRL 0x40000000 | |
fab6f556 AV |
74 | |
75 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */ | |
76 | #define CONFIG_BOARD_EARLY_INIT_R | |
77 | ||
78 | /* | |
79 | * IMMR new address | |
80 | */ | |
6d0f6bcf | 81 | #define CONFIG_SYS_IMMR 0xE0000000 |
fab6f556 AV |
82 | |
83 | /* | |
84 | * DDR Setup | |
85 | */ | |
6d0f6bcf JCPV |
86 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ |
87 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
88 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
89 | #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \ | |
fab6f556 AV |
90 | DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05) |
91 | ||
6d0f6bcf | 92 | #define CONFIG_SYS_83XX_DDR_USES_CS0 |
fab6f556 | 93 | |
d892b2db AV |
94 | #define CONFIG_DDR_ECC /* support DDR ECC function */ |
95 | #define CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */ | |
fab6f556 AV |
96 | |
97 | /* | |
98 | * DDRCDR - DDR Control Driver Register | |
99 | */ | |
6d0f6bcf | 100 | #define CONFIG_SYS_DDRCDR_VALUE 0x80080001 |
fab6f556 AV |
101 | |
102 | #undef CONFIG_SPD_EEPROM /* Do not use SPD EEPROM for DDR setup */ | |
103 | ||
104 | /* | |
105 | * Manually set up DDR parameters | |
106 | */ | |
107 | #define CONFIG_DDR_II | |
6d0f6bcf JCPV |
108 | #define CONFIG_SYS_DDR_SIZE 256 /* MB */ |
109 | #define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f | |
110 | #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | \ | |
d892b2db | 111 | CSCONFIG_COL_BIT_10 | CSCONFIG_ODT_WR_ACS) |
6d0f6bcf JCPV |
112 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SDRAM_TYPE_DDR2 | SDRAM_CFG_ECC_EN) |
113 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 | |
114 | #define CONFIG_SYS_DDR_CLK_CNTL (DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05) | |
115 | #define CONFIG_SYS_DDR_INTERVAL ((256 << SDRAM_INTERVAL_BSTOPRE_SHIFT) | \ | |
d892b2db | 116 | (1115 << SDRAM_INTERVAL_REFINT_SHIFT)) |
6d0f6bcf JCPV |
117 | #define CONFIG_SYS_DDR_MODE 0x47800432 |
118 | #define CONFIG_SYS_DDR_MODE2 0x8000c000 | |
d892b2db | 119 | |
6d0f6bcf | 120 | #define CONFIG_SYS_DDR_TIMING_0 ((2 << TIMING_CFG0_MRS_CYC_SHIFT) | \ |
d892b2db AV |
121 | (9 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) | \ |
122 | (3 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) | \ | |
123 | (3 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) | \ | |
124 | (0 << TIMING_CFG0_WWT_SHIFT) | \ | |
125 | (0 << TIMING_CFG0_RRT_SHIFT) | \ | |
126 | (0 << TIMING_CFG0_WRT_SHIFT) | \ | |
127 | (0 << TIMING_CFG0_RWT_SHIFT)) | |
128 | ||
6d0f6bcf | 129 | #define CONFIG_SYS_DDR_TIMING_1 (( TIMING_CFG1_CASLAT_30) | \ |
d892b2db AV |
130 | ( 2 << TIMING_CFG1_WRTORD_SHIFT) | \ |
131 | ( 2 << TIMING_CFG1_ACTTOACT_SHIFT) | \ | |
132 | ( 3 << TIMING_CFG1_WRREC_SHIFT) | \ | |
133 | (10 << TIMING_CFG1_REFREC_SHIFT) | \ | |
134 | ( 3 << TIMING_CFG1_ACTTORW_SHIFT) | \ | |
135 | ( 8 << TIMING_CFG1_ACTTOPRE_SHIFT) | \ | |
136 | ( 3 << TIMING_CFG1_PRETOACT_SHIFT)) | |
137 | ||
6d0f6bcf | 138 | #define CONFIG_SYS_DDR_TIMING_2 ((9 << TIMING_CFG2_FOUR_ACT_SHIFT) | \ |
d892b2db AV |
139 | (4 << TIMING_CFG2_CKE_PLS_SHIFT) | \ |
140 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \ | |
141 | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) | \ | |
142 | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) | \ | |
143 | (0 << TIMING_CFG2_ADD_LAT_SHIFT) | \ | |
144 | (0 << TIMING_CFG2_CPO_SHIFT)) | |
145 | ||
6d0f6bcf | 146 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
fab6f556 AV |
147 | |
148 | /* | |
149 | * Memory test | |
150 | */ | |
6d0f6bcf JCPV |
151 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
152 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */ | |
153 | #define CONFIG_SYS_MEMTEST_END 0x00100000 | |
fab6f556 AV |
154 | |
155 | /* | |
156 | * The reserved memory | |
157 | */ | |
14d0a02a | 158 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
6d0f6bcf | 159 | #define CONFIG_SYS_FLASH_BASE 0xFF800000 /* FLASH base address */ |
fab6f556 | 160 | |
6d0f6bcf JCPV |
161 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
162 | #define CONFIG_SYS_RAMBOOT | |
fab6f556 | 163 | #else |
6d0f6bcf | 164 | #undef CONFIG_SYS_RAMBOOT |
fab6f556 AV |
165 | #endif |
166 | ||
8e150887 | 167 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */ |
6d0f6bcf | 168 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ |
fab6f556 AV |
169 | |
170 | /* | |
171 | * Initial RAM Base Address Setup | |
172 | */ | |
6d0f6bcf JCPV |
173 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
174 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ | |
553f0982 | 175 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ |
25ddd1fb | 176 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
fab6f556 AV |
177 | |
178 | /* | |
179 | * Local Bus Configuration & Clock Setup | |
180 | */ | |
c7190f02 KP |
181 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
182 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_4 | |
6d0f6bcf | 183 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
fab6f556 AV |
184 | |
185 | /* | |
186 | * FLASH on the Local Bus | |
187 | */ | |
6d0f6bcf | 188 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
00b1883a | 189 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
6d0f6bcf JCPV |
190 | #define CONFIG_SYS_FLASH_SIZE 8 /* max FLASH size is 32M */ |
191 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use intel Flash protection. */ | |
fab6f556 | 192 | |
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE /* Window base at flash base */ |
194 | #define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000018 /* 32MB window size */ | |
fab6f556 | 195 | |
6d0f6bcf | 196 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | /* Flash Base address */ \ |
fab6f556 AV |
197 | (2 << BR_PS_SHIFT) | /* 16 bit port size */ \ |
198 | BR_V) /* valid */ | |
6d0f6bcf | 199 | #define CONFIG_SYS_OR0_PRELIM ((~(CONFIG_SYS_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \ |
f9023afb | 200 | OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \ |
fab6f556 AV |
201 | OR_GPCM_XACS | OR_GPCM_SCY_15 | \ |
202 | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD) | |
203 | ||
6d0f6bcf JCPV |
204 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
205 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */ | |
fab6f556 | 206 | |
6d0f6bcf | 207 | #undef CONFIG_SYS_FLASH_CHECKSUM |
fab6f556 AV |
208 | |
209 | /* | |
210 | * NAND flash on the local bus | |
211 | */ | |
6d0f6bcf | 212 | #define CONFIG_SYS_NAND_BASE 0x60000000 |
7ad95949 AV |
213 | #define CONFIG_CMD_NAND 1 |
214 | #define CONFIG_NAND_FSL_UPM 1 | |
6d0f6bcf | 215 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
7ad95949 | 216 | #define CONFIG_MTD_NAND_VERIFY_WRITE |
fab6f556 | 217 | |
6d0f6bcf JCPV |
218 | #define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_NAND_BASE |
219 | #define CONFIG_SYS_LBLAWAR1_PRELIM 0x8000001b /* Access window size 4K */ | |
fab6f556 AV |
220 | |
221 | /* Port size 8 bit, UPMA */ | |
6d0f6bcf JCPV |
222 | #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE | 0x00000881) |
223 | #define CONFIG_SYS_OR1_PRELIM 0xfc000001 | |
fab6f556 AV |
224 | |
225 | /* | |
226 | * Fujitsu MB86277 (MINT) graphics controller | |
227 | */ | |
6d0f6bcf | 228 | #define CONFIG_SYS_VIDEO_BASE 0x70000000 |
fab6f556 | 229 | |
6d0f6bcf JCPV |
230 | #define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_VIDEO_BASE |
231 | #define CONFIG_SYS_LBLAWAR2_PRELIM 0x80000019 /* Access window size 64MB */ | |
fab6f556 AV |
232 | |
233 | /* Port size 32 bit, UPMB */ | |
6d0f6bcf JCPV |
234 | #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_VIDEO_BASE | 0x000018a1) /* PS=11, UPMB */ |
235 | #define CONFIG_SYS_OR2_PRELIM 0xfc000001 /* (64MB, EAD=1) */ | |
fab6f556 AV |
236 | |
237 | /* | |
238 | * Serial Port | |
239 | */ | |
240 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
241 | #define CONFIG_SYS_NS16550 |
242 | #define CONFIG_SYS_NS16550_SERIAL | |
243 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
244 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
fab6f556 | 245 | |
6d0f6bcf | 246 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
fab6f556 AV |
247 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200,} |
248 | ||
6d0f6bcf JCPV |
249 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) |
250 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) | |
fab6f556 AV |
251 | |
252 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
a059e90e | 253 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
fab6f556 | 254 | /* Use the HUSH parser */ |
6d0f6bcf JCPV |
255 | #define CONFIG_SYS_HUSH_PARSER |
256 | #ifdef CONFIG_SYS_HUSH_PARSER | |
257 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
fab6f556 AV |
258 | #endif |
259 | ||
260 | /* Pass open firmware flat tree */ | |
261 | #define CONFIG_OF_LIBFDT 1 | |
262 | #define CONFIG_OF_BOARD_SETUP 1 | |
3a0cfdd5 | 263 | #define CONFIG_OF_STDOUT_VIA_ALIAS |
fab6f556 AV |
264 | |
265 | /* I2C */ | |
266 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
267 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
268 | #define CONFIG_FSL_I2C | |
269 | #define CONFIG_I2C_MULTI_BUS | |
6d0f6bcf JCPV |
270 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
271 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
272 | #define CONFIG_SYS_I2C_NOPROBES {{0x52}} /* Don't probe these addrs */ | |
273 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
274 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
fab6f556 AV |
275 | |
276 | /* | |
277 | * General PCI | |
278 | * Addresses are mapped 1-1. | |
279 | */ | |
280 | #define CONFIG_PCI | |
fab6f556 | 281 | |
6d0f6bcf JCPV |
282 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
283 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
284 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
285 | #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000 | |
286 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
287 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
288 | #define CONFIG_SYS_PCI1_IO_BASE 0xE0300000 | |
289 | #define CONFIG_SYS_PCI1_IO_PHYS 0xE0300000 | |
290 | #define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */ | |
fab6f556 AV |
291 | |
292 | #ifdef CONFIG_PCI | |
293 | ||
294 | #define CONFIG_NET_MULTI | |
295 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
296 | ||
297 | #undef CONFIG_EEPRO100 | |
298 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 299 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
fab6f556 AV |
300 | |
301 | #endif /* CONFIG_PCI */ | |
302 | ||
303 | ||
304 | #ifndef CONFIG_NET_MULTI | |
305 | #define CONFIG_NET_MULTI 1 | |
306 | #endif | |
307 | ||
308 | /* | |
309 | * QE UEC ethernet configuration | |
310 | */ | |
311 | #define CONFIG_UEC_ETH | |
78b7a8ef | 312 | #define CONFIG_ETHPRIME "UEC0" |
fab6f556 AV |
313 | |
314 | #define CONFIG_UEC_ETH1 /* GETH1 */ | |
315 | ||
316 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
317 | #define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */ |
318 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE | |
319 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK9 | |
320 | #define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH | |
321 | #define CONFIG_SYS_UEC1_PHY_ADDR 2 | |
865ff856 | 322 | #define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_RXID |
582c55a0 | 323 | #define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000 |
fab6f556 AV |
324 | #endif |
325 | ||
326 | #define CONFIG_UEC_ETH2 /* GETH2 */ | |
327 | ||
328 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
329 | #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */ |
330 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE | |
331 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK4 | |
332 | #define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH | |
333 | #define CONFIG_SYS_UEC2_PHY_ADDR 4 | |
865ff856 | 334 | #define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_RXID |
582c55a0 | 335 | #define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000 |
fab6f556 AV |
336 | #endif |
337 | ||
338 | /* | |
339 | * Environment | |
340 | */ | |
341 | ||
6d0f6bcf | 342 | #ifndef CONFIG_SYS_RAMBOOT |
5a1aceb0 | 343 | #define CONFIG_ENV_IS_IN_FLASH 1 |
8e150887 | 344 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
0e8d1586 JCPV |
345 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */ |
346 | #define CONFIG_ENV_SIZE 0x20000 | |
6d0f6bcf JCPV |
347 | #else /* CONFIG_SYS_RAMBOOT */ |
348 | #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */ | |
93f6d725 | 349 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
6d0f6bcf | 350 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) |
0e8d1586 | 351 | #define CONFIG_ENV_SIZE 0x2000 |
6d0f6bcf | 352 | #endif /* CONFIG_SYS_RAMBOOT */ |
fab6f556 AV |
353 | |
354 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 355 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
fab6f556 AV |
356 | |
357 | /* | |
358 | * BOOTP options | |
359 | */ | |
360 | #define CONFIG_BOOTP_BOOTFILESIZE | |
361 | #define CONFIG_BOOTP_BOOTPATH | |
362 | #define CONFIG_BOOTP_GATEWAY | |
363 | #define CONFIG_BOOTP_HOSTNAME | |
364 | ||
365 | ||
366 | /* | |
367 | * Command line configuration. | |
368 | */ | |
369 | #include <config_cmd_default.h> | |
370 | ||
371 | #define CONFIG_CMD_PING | |
372 | #define CONFIG_CMD_I2C | |
373 | #define CONFIG_CMD_ASKENV | |
3419eb62 | 374 | #define CONFIG_CMD_DHCP |
fab6f556 AV |
375 | |
376 | #if defined(CONFIG_PCI) | |
377 | #define CONFIG_CMD_PCI | |
378 | #endif | |
379 | ||
6d0f6bcf | 380 | #if defined(CONFIG_SYS_RAMBOOT) |
bdab39d3 | 381 | #undef CONFIG_CMD_SAVEENV |
fab6f556 AV |
382 | #undef CONFIG_CMD_LOADS |
383 | #endif | |
384 | ||
385 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
386 | ||
387 | /* | |
388 | * Miscellaneous configurable options | |
389 | */ | |
6d0f6bcf JCPV |
390 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
391 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
392 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
fab6f556 AV |
393 | |
394 | #if defined(CONFIG_CMD_KGDB) | |
6d0f6bcf | 395 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
fab6f556 | 396 | #else |
6d0f6bcf | 397 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
fab6f556 AV |
398 | #endif |
399 | ||
6d0f6bcf JCPV |
400 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
401 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
402 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
403 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
fab6f556 AV |
404 | |
405 | /* | |
406 | * For booting Linux, the board info and command line data | |
9f530d59 | 407 | * have to be in the first 256 MB of memory, since this is |
fab6f556 AV |
408 | * the maximum mapped by the Linux kernel during initialization. |
409 | */ | |
9f530d59 | 410 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */ |
fab6f556 AV |
411 | |
412 | /* | |
413 | * Core HID Setup | |
414 | */ | |
1a2e203b KP |
415 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
416 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ | |
417 | HID0_ENABLE_INSTRUCTION_CACHE) | |
6d0f6bcf | 418 | #define CONFIG_SYS_HID2 HID2_HBE |
fab6f556 | 419 | |
fab6f556 AV |
420 | /* |
421 | * MMU Setup | |
422 | */ | |
423 | ||
31d82672 BB |
424 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
425 | ||
fab6f556 | 426 | /* DDR: cache cacheable */ |
6d0f6bcf JCPV |
427 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
428 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
429 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
430 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
fab6f556 AV |
431 | |
432 | /* IMMRBAR & PCI IO: cache-inhibit and guarded */ | |
6d0f6bcf | 433 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR | BATL_PP_10 | \ |
fab6f556 | 434 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
435 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR | BATU_BL_4M | BATU_VS | BATU_VP) |
436 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
437 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
fab6f556 AV |
438 | |
439 | /* NAND: cache-inhibit and guarded */ | |
6d0f6bcf | 440 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_NAND_BASE | BATL_PP_10 | BATL_CACHEINHIBIT |\ |
fab6f556 | 441 | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
442 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_NAND_BASE | BATU_BL_64M | BATU_VS | BATU_VP) |
443 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L | |
444 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
fab6f556 AV |
445 | |
446 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
6d0f6bcf JCPV |
447 | #define CONFIG_SYS_IBAT3L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
448 | #define CONFIG_SYS_IBAT3U (CONFIG_SYS_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP) | |
449 | #define CONFIG_SYS_DBAT3L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | \ | |
fab6f556 | 450 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf | 451 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U |
fab6f556 AV |
452 | |
453 | /* Stack in dcache: cacheable, no memory coherence */ | |
6d0f6bcf JCPV |
454 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10) |
455 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
456 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L | |
457 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
fab6f556 | 458 | |
6d0f6bcf | 459 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_VIDEO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | \ |
fab6f556 | 460 | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
461 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_VIDEO_BASE | BATU_BL_64M | BATU_VS | BATU_VP) |
462 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
463 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
fab6f556 AV |
464 | |
465 | #ifdef CONFIG_PCI | |
466 | /* PCI MEM space: cacheable */ | |
6d0f6bcf JCPV |
467 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE) |
468 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) | |
469 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
470 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
fab6f556 | 471 | /* PCI MMIO space: cache-inhibit and guarded */ |
6d0f6bcf | 472 | #define CONFIG_SYS_IBAT7L (CONFIG_SYS_PCI1_MMIO_PHYS | BATL_PP_10 | \ |
fab6f556 | 473 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
474 | #define CONFIG_SYS_IBAT7U (CONFIG_SYS_PCI1_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) |
475 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
476 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
fab6f556 | 477 | #else /* CONFIG_PCI */ |
6d0f6bcf JCPV |
478 | #define CONFIG_SYS_IBAT6L (0) |
479 | #define CONFIG_SYS_IBAT6U (0) | |
480 | #define CONFIG_SYS_IBAT7L (0) | |
481 | #define CONFIG_SYS_IBAT7U (0) | |
482 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
483 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
484 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
485 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
fab6f556 AV |
486 | #endif /* CONFIG_PCI */ |
487 | ||
fab6f556 AV |
488 | #if defined(CONFIG_CMD_KGDB) |
489 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
490 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
491 | #endif | |
492 | ||
493 | /* | |
494 | * Environment Configuration | |
495 | */ | |
496 | #define CONFIG_ENV_OVERWRITE | |
497 | ||
498 | #if defined(CONFIG_UEC_ETH) | |
499 | #define CONFIG_HAS_ETH0 | |
500 | #define CONFIG_HAS_ETH1 | |
501 | #define CONFIG_HAS_ETH2 | |
502 | #define CONFIG_HAS_ETH3 | |
fab6f556 AV |
503 | #endif |
504 | ||
505 | #define CONFIG_BAUDRATE 115200 | |
506 | ||
507 | #define CONFIG_LOADADDR a00000 | |
508 | #define CONFIG_HOSTNAME mpc8360erdk | |
509 | #define CONFIG_BOOTFILE uImage | |
510 | ||
fab6f556 AV |
511 | #define CONFIG_ROOTPATH /nfsroot/ |
512 | ||
513 | #define CONFIG_BOOTDELAY 2 /* -1 disables auto-boot */ | |
514 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
515 | ||
516 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
517 | "netdev=eth0\0"\ | |
518 | "consoledev=ttyS0\0"\ | |
519 | "loadaddr=a00000\0"\ | |
520 | "fdtaddr=900000\0"\ | |
cc861f71 | 521 | "fdtfile=mpc836x_rdk.dtb\0"\ |
fab6f556 AV |
522 | "fsfile=fs\0"\ |
523 | "ubootfile=u-boot.bin\0"\ | |
7ad95949 | 524 | "mtdparts=mtdparts=60000000.nand-flash:4096k(kernel),128k(dtb),-(rootfs)\0"\ |
fab6f556 | 525 | "setbootargs=setenv bootargs console=$consoledev,$baudrate "\ |
53677ef1 | 526 | "$mtdparts panic=1\0"\ |
fab6f556 AV |
527 | "adddhcpargs=setenv bootargs $bootargs ip=on\0"\ |
528 | "addnfsargs=setenv bootargs $bootargs ip=$ipaddr:$serverip:"\ | |
53677ef1 WD |
529 | "$gatewayip:$netmask:$hostname:$netdev:off "\ |
530 | "root=/dev/nfs rw nfsroot=$serverip:$rootpath\0"\ | |
7ad95949 AV |
531 | "addnandargs=setenv bootargs $bootargs root=/dev/mtdblock3 "\ |
532 | "rootfstype=jffs2 rw\0"\ | |
fab6f556 AV |
533 | "tftp_get_uboot=tftp 100000 $ubootfile\0"\ |
534 | "tftp_get_kernel=tftp $loadaddr $bootfile\0"\ | |
535 | "tftp_get_dtb=tftp $fdtaddr $fdtfile\0"\ | |
536 | "tftp_get_fs=tftp c00000 $fsfile\0"\ | |
7ad95949 AV |
537 | "nand_erase_kernel=nand erase 0 400000\0"\ |
538 | "nand_erase_dtb=nand erase 400000 20000\0"\ | |
539 | "nand_erase_fs=nand erase 420000 3be0000\0"\ | |
540 | "nand_write_kernel=nand write.jffs2 $loadaddr 0 400000\0"\ | |
541 | "nand_write_dtb=nand write.jffs2 $fdtaddr 400000 20000\0"\ | |
542 | "nand_write_fs=nand write.jffs2 c00000 420000 $filesize\0"\ | |
543 | "nand_read_kernel=nand read.jffs2 $loadaddr 0 400000\0"\ | |
544 | "nand_read_dtb=nand read.jffs2 $fdtaddr 400000 20000\0"\ | |
fab6f556 | 545 | "nor_reflash=protect off ff800000 ff87ffff ; erase ff800000 ff87ffff ; "\ |
53677ef1 | 546 | "cp.b 100000 ff800000 $filesize\0"\ |
7ad95949 AV |
547 | "nand_reflash_kernel=run tftp_get_kernel nand_erase_kernel "\ |
548 | "nand_write_kernel\0"\ | |
549 | "nand_reflash_dtb=run tftp_get_dtb nand_erase_dtb nand_write_dtb\0"\ | |
550 | "nand_reflash_fs=run tftp_get_fs nand_erase_fs nand_write_fs\0"\ | |
551 | "nand_reflash=run nand_reflash_kernel nand_reflash_dtb "\ | |
552 | "nand_reflash_fs\0"\ | |
fab6f556 | 553 | "boot_m=bootm $loadaddr - $fdtaddr\0"\ |
3419eb62 | 554 | "dhcpboot=dhcp ; run setbootargs adddhcpargs tftp_get_dtb boot_m\0"\ |
fab6f556 | 555 | "nfsboot=run setbootargs addnfsargs tftp_get_kernel tftp_get_dtb "\ |
3419eb62 | 556 | "boot_m\0"\ |
7ad95949 AV |
557 | "nandboot=run setbootargs addnandargs nand_read_kernel nand_read_dtb "\ |
558 | "boot_m\0"\ | |
fab6f556 AV |
559 | "" |
560 | ||
561 | #define CONFIG_BOOTCOMMAND "run dhcpboot" | |
562 | ||
563 | #endif /* __CONFIG_H */ |