]>
Commit | Line | Data |
---|---|---|
9490a7f1 KG |
1 | /* |
2 | * Copyright 2008 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * See file CREDITS for list of people who contributed to this | |
5 | * project. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; either version 2 of | |
10 | * the License, or (at your option) any later version. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
20 | * MA 02111-1307 USA | |
21 | */ | |
22 | ||
23 | /* | |
24 | * mpc8536ds board configuration file | |
25 | * | |
26 | */ | |
27 | #ifndef __CONFIG_H | |
28 | #define __CONFIG_H | |
29 | ||
30 | /* High Level Configuration Options */ | |
31 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
32 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
33 | #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48 */ | |
34 | #define CONFIG_MPC8536 1 | |
35 | #define CONFIG_MPC8536DS 1 | |
36 | ||
37 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ | |
38 | #define CONFIG_PCI1 1 /* Enable PCI controller 1 */ | |
39 | #define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */ | |
40 | #define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */ | |
41 | #define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */ | |
42 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ | |
43 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ | |
0151cbac | 44 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
9490a7f1 KG |
45 | |
46 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ | |
47 | ||
48 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
49 | #define CONFIG_ENV_OVERWRITE | |
50 | ||
51 | /* | |
52 | * When initializing flash, if we cannot find the manufacturer ID, | |
53 | * assume this is the AMD flash associated with the CDS board. | |
54 | * This allows booting from a promjet. | |
55 | */ | |
56 | #define CONFIG_ASSUME_AMD_FLASH | |
57 | ||
58 | #ifndef __ASSEMBLY__ | |
59 | extern unsigned long get_board_sys_clk(unsigned long dummy); | |
60 | extern unsigned long get_board_ddr_clk(unsigned long dummy); | |
61 | #endif | |
62 | #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */ | |
c0391111 | 63 | #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk(0) |
9490a7f1 KG |
64 | #define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */ |
65 | #define CONFIG_GET_CLK_FROM_ICS307 /* decode sysclk and ddrclk freq | |
66 | from ICS307 instead of switches */ | |
67 | ||
68 | /* | |
69 | * These can be toggled for performance analysis, otherwise use default. | |
70 | */ | |
71 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
72 | #define CONFIG_BTB /* toggle branch predition */ | |
73 | #define CONFIG_ADDR_STREAMING /* toggle addr streaming */ | |
74 | ||
75 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
76 | ||
6d0f6bcf JCPV |
77 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */ |
78 | #define CONFIG_SYS_MEMTEST_END 0x7fffffff | |
9490a7f1 KG |
79 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
80 | ||
81 | /* | |
82 | * Base addresses -- Note these are effective addresses where the | |
83 | * actual resources get mapped (not physical addresses) | |
84 | */ | |
6d0f6bcf JCPV |
85 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */ |
86 | #define CONFIG_SYS_CCSRBAR 0xffe00000 /* relocated CCSRBAR */ | |
87 | #define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR /* physical addr of CCSRBAR */ | |
88 | #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ | |
9490a7f1 | 89 | |
6d0f6bcf JCPV |
90 | #define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000) |
91 | #define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_CCSRBAR+0xa000) | |
92 | #define CONFIG_SYS_PCIE2_ADDR (CONFIG_SYS_CCSRBAR+0x9000) | |
93 | #define CONFIG_SYS_PCIE3_ADDR (CONFIG_SYS_CCSRBAR+0xb000) | |
9490a7f1 KG |
94 | |
95 | /* DDR Setup */ | |
96 | #define CONFIG_FSL_DDR2 | |
97 | #undef CONFIG_FSL_DDR_INTERACTIVE | |
98 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ | |
99 | #define CONFIG_DDR_SPD | |
100 | #undef CONFIG_DDR_DLL | |
101 | ||
102 | #undef CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ | |
103 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef | |
104 | ||
6d0f6bcf JCPV |
105 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 |
106 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
9490a7f1 KG |
107 | |
108 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
109 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
110 | #define CONFIG_CHIP_SELECTS_PER_CTRL 2 | |
111 | ||
112 | /* I2C addresses of SPD EEPROMs */ | |
113 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
6d0f6bcf | 114 | #define CONFIG_SYS_SPD_BUS_NUM 1 |
9490a7f1 KG |
115 | |
116 | /* These are used when DDR doesn't use SPD. */ | |
6d0f6bcf JCPV |
117 | #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */ |
118 | #define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F | |
119 | #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 /* Enable, no interleaving */ | |
120 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 | |
121 | #define CONFIG_SYS_DDR_TIMING_0 0x00260802 | |
122 | #define CONFIG_SYS_DDR_TIMING_1 0x3935d322 | |
123 | #define CONFIG_SYS_DDR_TIMING_2 0x14904cc8 | |
124 | #define CONFIG_SYS_DDR_MODE_1 0x00480432 | |
125 | #define CONFIG_SYS_DDR_MODE_2 0x00000000 | |
126 | #define CONFIG_SYS_DDR_INTERVAL 0x06180100 | |
127 | #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef | |
128 | #define CONFIG_SYS_DDR_CLK_CTRL 0x03800000 | |
129 | #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000 | |
130 | #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000 | |
131 | #define CONFIG_SYS_DDR_CONTROL 0xC3008000 /* Type = DDR2 */ | |
132 | #define CONFIG_SYS_DDR_CONTROL2 0x04400010 | |
133 | ||
134 | #define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d | |
135 | #define CONFIG_SYS_DDR_ERR_DIS 0x00000000 | |
136 | #define CONFIG_SYS_DDR_SBE 0x00010000 | |
9490a7f1 | 137 | |
9490a7f1 KG |
138 | /* Make sure required options are set */ |
139 | #ifndef CONFIG_SPD_EEPROM | |
140 | #error ("CONFIG_SPD_EEPROM is required") | |
141 | #endif | |
142 | ||
143 | #undef CONFIG_CLOCKS_IN_MHZ | |
144 | ||
145 | ||
146 | /* | |
147 | * Memory map -- xxx -this is wrong, needs updating | |
148 | * | |
149 | * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable | |
150 | * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable | |
151 | * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable | |
152 | * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable | |
153 | * | |
154 | * Localbus cacheable (TBD) | |
155 | * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable | |
156 | * | |
157 | * Localbus non-cacheable | |
158 | * 0xe000_0000 0xe80f_ffff Promjet/free 128M non-cacheable | |
159 | * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable | |
160 | * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0 | |
161 | * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 | |
162 | * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable | |
163 | */ | |
164 | ||
165 | /* | |
166 | * Local Bus Definitions | |
167 | */ | |
6d0f6bcf | 168 | #define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */ |
9490a7f1 | 169 | |
6d0f6bcf JCPV |
170 | #define CONFIG_SYS_BR0_PRELIM 0xe8001001 |
171 | #define CONFIG_SYS_OR0_PRELIM 0xf8000ff7 | |
9490a7f1 | 172 | |
6d0f6bcf JCPV |
173 | #define CONFIG_SYS_BR1_PRELIM 0xe0001001 |
174 | #define CONFIG_SYS_OR1_PRELIM 0xf8000ff7 | |
9490a7f1 | 175 | |
6d0f6bcf JCPV |
176 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE + 0x8000000, CONFIG_SYS_FLASH_BASE} |
177 | #define CONFIG_SYS_FLASH_QUIET_TEST | |
9490a7f1 KG |
178 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ |
179 | ||
6d0f6bcf JCPV |
180 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ |
181 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ | |
182 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
183 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
184 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
9490a7f1 | 185 | |
6d0f6bcf | 186 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */ |
9490a7f1 KG |
187 | |
188 | #define CONFIG_FLASH_CFI_DRIVER | |
6d0f6bcf JCPV |
189 | #define CONFIG_SYS_FLASH_CFI |
190 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
191 | #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 | |
9490a7f1 KG |
192 | |
193 | #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ | |
194 | ||
195 | #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ | |
196 | #define PIXIS_BASE 0xffdf0000 /* PIXIS registers */ | |
197 | ||
6d0f6bcf JCPV |
198 | #define CONFIG_SYS_BR3_PRELIM (PIXIS_BASE | 0x0801) /* port size 8bit */ |
199 | #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ | |
9490a7f1 KG |
200 | |
201 | #define PIXIS_ID 0x0 /* Board ID at offset 0 */ | |
202 | #define PIXIS_VER 0x1 /* Board version at offset 1 */ | |
203 | #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ | |
204 | #define PIXIS_CSR 0x3 /* PIXIS General control/status register */ | |
205 | #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ | |
206 | #define PIXIS_PWR 0x5 /* PIXIS Power status register */ | |
207 | #define PIXIS_AUX 0x6 /* Auxiliary 1 register */ | |
208 | #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ | |
209 | #define PIXIS_AUX2 0x8 /* Auxiliary 2 register */ | |
210 | #define PIXIS_VCTL 0x10 /* VELA Control Register */ | |
211 | #define PIXIS_VSTAT 0x11 /* VELA Status Register */ | |
212 | #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ | |
213 | #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ | |
214 | #define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */ | |
215 | #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ | |
216 | #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ | |
217 | #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ | |
218 | #define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */ | |
219 | #define PIXIS_VSYSCLK0 0x1A /* VELA SYSCLK0 Register */ | |
220 | #define PIXIS_VSYSCLK1 0x1B /* VELA SYSCLK1 Register */ | |
221 | #define PIXIS_VSYSCLK2 0x1C /* VELA SYSCLK2 Register */ | |
222 | #define PIXIS_VDDRCLK0 0x1D /* VELA DDRCLK0 Register */ | |
223 | #define PIXIS_VDDRCLK1 0x1E /* VELA DDRCLK1 Register */ | |
224 | #define PIXIS_VDDRCLK2 0x1F /* VELA DDRCLK2 Register */ | |
225 | #define PIXIS_VWATCH 0x24 /* Watchdog Register */ | |
226 | #define PIXIS_LED 0x25 /* LED Register */ | |
227 | ||
228 | /* old pixis referenced names */ | |
229 | #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ | |
230 | #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ | |
6d0f6bcf | 231 | #define CONFIG_SYS_PIXIS_VBOOT_MASK 0xc0 |
9490a7f1 KG |
232 | |
233 | /* define to use L1 as initial stack */ | |
234 | #define CONFIG_L1_INIT_RAM | |
6d0f6bcf JCPV |
235 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
236 | #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ | |
237 | #define CONFIG_SYS_INIT_RAM_END 0x00004000 /* End of used area in RAM */ | |
9490a7f1 | 238 | |
6d0f6bcf JCPV |
239 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */ |
240 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
241 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
9490a7f1 | 242 | |
6d0f6bcf JCPV |
243 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
244 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ | |
9490a7f1 KG |
245 | |
246 | /* Serial Port - controlled on board with jumper J8 | |
247 | * open - index 2 | |
248 | * shorted - index 1 | |
249 | */ | |
250 | #define CONFIG_CONS_INDEX 1 | |
251 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
6d0f6bcf JCPV |
252 | #define CONFIG_SYS_NS16550 |
253 | #define CONFIG_SYS_NS16550_SERIAL | |
254 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
255 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
9490a7f1 | 256 | |
6d0f6bcf | 257 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
9490a7f1 KG |
258 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
259 | ||
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
261 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
9490a7f1 KG |
262 | |
263 | /* Use the HUSH parser */ | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_HUSH_PARSER |
265 | #ifdef CONFIG_SYS_HUSH_PARSER | |
266 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
9490a7f1 KG |
267 | #endif |
268 | ||
269 | /* | |
270 | * Pass open firmware flat tree | |
271 | */ | |
272 | #define CONFIG_OF_LIBFDT 1 | |
273 | #define CONFIG_OF_BOARD_SETUP 1 | |
274 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
275 | ||
6d0f6bcf JCPV |
276 | #define CONFIG_SYS_64BIT_STRTOUL 1 |
277 | #define CONFIG_SYS_64BIT_VSPRINTF 1 | |
9490a7f1 KG |
278 | |
279 | ||
280 | /* | |
281 | * I2C | |
282 | */ | |
283 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ | |
284 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
285 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
286 | #define CONFIG_I2C_MULTI_BUS | |
287 | #define CONFIG_I2C_CMD_TREE | |
6d0f6bcf JCPV |
288 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
289 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
290 | #define CONFIG_SYS_I2C_NOPROBES {{0, 0x29}} /* Don't probe these addrs */ | |
291 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
292 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
9490a7f1 KG |
293 | |
294 | /* | |
295 | * I2C2 EEPROM | |
296 | */ | |
32628c50 JCPV |
297 | #define CONFIG_ID_EEPROM |
298 | #ifdef CONFIG_ID_EEPROM | |
6d0f6bcf | 299 | #define CONFIG_SYS_I2C_EEPROM_NXID |
9490a7f1 | 300 | #endif |
6d0f6bcf JCPV |
301 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 |
302 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
303 | #define CONFIG_SYS_EEPROM_BUS_NUM 1 | |
9490a7f1 KG |
304 | |
305 | /* | |
306 | * General PCI | |
307 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
308 | */ | |
309 | ||
310 | /* PCI view of System Memory */ | |
6d0f6bcf JCPV |
311 | #define CONFIG_SYS_PCI_MEMORY_BUS 0x00000000 |
312 | #define CONFIG_SYS_PCI_MEMORY_PHYS 0x00000000 | |
313 | #define CONFIG_SYS_PCI_MEMORY_SIZE 0x80000000 | |
9490a7f1 | 314 | |
6d0f6bcf JCPV |
315 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
316 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
317 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
318 | #define CONFIG_SYS_PCI1_IO_BASE 0x00000000 | |
319 | #define CONFIG_SYS_PCI1_IO_PHYS 0xffc00000 | |
320 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */ | |
9490a7f1 KG |
321 | |
322 | /* controller 1, Slot 1, tgtid 1, Base address a000 */ | |
6d0f6bcf JCPV |
323 | #define CONFIG_SYS_PCIE1_MEM_BASE 0x90000000 |
324 | #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BASE | |
325 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x08000000 /* 128M */ | |
326 | #define CONFIG_SYS_PCIE1_IO_BASE 0x00000000 | |
327 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc10000 | |
328 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ | |
9490a7f1 KG |
329 | |
330 | /* controller 2, Slot 2, tgtid 2, Base address 9000 */ | |
6d0f6bcf JCPV |
331 | #define CONFIG_SYS_PCIE2_MEM_BASE 0x98000000 |
332 | #define CONFIG_SYS_PCIE2_MEM_PHYS CONFIG_SYS_PCIE2_MEM_BASE | |
333 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x08000000 /* 128M */ | |
334 | #define CONFIG_SYS_PCIE2_IO_BASE 0x00000000 | |
335 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc20000 | |
336 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ | |
9490a7f1 KG |
337 | |
338 | /* controller 3, direct to uli, tgtid 3, Base address 8000 */ | |
6d0f6bcf JCPV |
339 | #define CONFIG_SYS_PCIE3_MEM_BASE 0xa0000000 |
340 | #define CONFIG_SYS_PCIE3_MEM_PHYS CONFIG_SYS_PCIE3_MEM_BASE | |
341 | #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ | |
342 | #define CONFIG_SYS_PCIE3_IO_BASE 0x00000000 | |
343 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc30000 | |
344 | #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ | |
9490a7f1 KG |
345 | |
346 | #if defined(CONFIG_PCI) | |
347 | ||
348 | #define CONFIG_NET_MULTI | |
349 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
350 | ||
351 | /*PCIE video card used*/ | |
6d0f6bcf | 352 | #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE3_IO_PHYS |
9490a7f1 KG |
353 | |
354 | /*PCI video card used*/ | |
6d0f6bcf | 355 | /*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_PHYS*/ |
9490a7f1 KG |
356 | |
357 | /* video */ | |
358 | #define CONFIG_VIDEO | |
359 | ||
360 | #if defined(CONFIG_VIDEO) | |
361 | #define CONFIG_BIOSEMU | |
362 | #define CONFIG_CFB_CONSOLE | |
363 | #define CONFIG_VIDEO_SW_CURSOR | |
364 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
365 | #define CONFIG_ATI_RADEON_FB | |
366 | #define CONFIG_VIDEO_LOGO | |
367 | /*#define CONFIG_CONSOLE_CURSOR*/ | |
6d0f6bcf | 368 | #define CONFIG_SYS_ISA_IO_BASE_ADDRESS CONFIG_SYS_PCIE3_IO_PHYS |
9490a7f1 KG |
369 | #endif |
370 | ||
371 | #undef CONFIG_EEPRO100 | |
372 | #undef CONFIG_TULIP | |
373 | #undef CONFIG_RTL8139 | |
374 | ||
375 | #ifdef CONFIG_RTL8139 | |
376 | /* This macro is used by RTL8139 but not defined in PPC architecture */ | |
377 | #define KSEG1ADDR(x) ({u32 _x=le32_to_cpu(*(u32 *)(x)); (&_x);}) | |
378 | #define _IO_BASE 0x00000000 | |
379 | #endif | |
380 | ||
381 | #ifndef CONFIG_PCI_PNP | |
6d0f6bcf JCPV |
382 | #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BASE |
383 | #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BASE | |
9490a7f1 KG |
384 | #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ |
385 | #endif | |
386 | ||
387 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
388 | ||
389 | #endif /* CONFIG_PCI */ | |
390 | ||
391 | /* SATA */ | |
392 | #define CONFIG_LIBATA | |
393 | #define CONFIG_FSL_SATA | |
394 | ||
6d0f6bcf | 395 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 |
9490a7f1 | 396 | #define CONFIG_SATA1 |
6d0f6bcf JCPV |
397 | #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR |
398 | #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA | |
9490a7f1 | 399 | #define CONFIG_SATA2 |
6d0f6bcf JCPV |
400 | #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR |
401 | #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA | |
9490a7f1 KG |
402 | |
403 | #ifdef CONFIG_FSL_SATA | |
404 | #define CONFIG_LBA48 | |
405 | #define CONFIG_CMD_SATA | |
406 | #define CONFIG_DOS_PARTITION | |
407 | #define CONFIG_CMD_EXT2 | |
408 | #endif | |
409 | ||
410 | #if defined(CONFIG_TSEC_ENET) | |
411 | ||
412 | #ifndef CONFIG_NET_MULTI | |
413 | #define CONFIG_NET_MULTI 1 | |
414 | #endif | |
415 | ||
416 | #define CONFIG_MII 1 /* MII PHY management */ | |
417 | #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ | |
418 | #define CONFIG_TSEC1 1 | |
419 | #define CONFIG_TSEC1_NAME "eTSEC1" | |
420 | #define CONFIG_TSEC3 1 | |
421 | #define CONFIG_TSEC3_NAME "eTSEC3" | |
422 | ||
2e26d837 JJ |
423 | #define CONFIG_FSL_SGMII_RISER 1 |
424 | #define SGMII_RISER_PHY_OFFSET 0x1c | |
425 | ||
9490a7f1 KG |
426 | #define TSEC1_PHY_ADDR 1 /* TSEC1 -> PHY1 */ |
427 | #define TSEC3_PHY_ADDR 0 /* TSEC3 -> PHY0 */ | |
428 | ||
429 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
430 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
431 | ||
432 | #define TSEC1_PHYIDX 0 | |
433 | #define TSEC3_PHYIDX 0 | |
434 | ||
435 | #define CONFIG_ETHPRIME "eTSEC1" | |
436 | ||
437 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ | |
438 | ||
439 | #endif /* CONFIG_TSEC_ENET */ | |
440 | ||
441 | /* | |
442 | * Environment | |
443 | */ | |
5a1aceb0 | 444 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 445 | #if CONFIG_SYS_MONITOR_BASE > 0xfff80000 |
0e8d1586 | 446 | #define CONFIG_ENV_ADDR 0xfff80000 |
9490a7f1 | 447 | #else |
6d0f6bcf | 448 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x60000) |
9490a7f1 | 449 | #endif |
0e8d1586 JCPV |
450 | #define CONFIG_ENV_SIZE 0x2000 |
451 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ | |
9490a7f1 KG |
452 | |
453 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 454 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
9490a7f1 KG |
455 | |
456 | /* | |
457 | * Command line configuration. | |
458 | */ | |
459 | #include <config_cmd_default.h> | |
460 | ||
461 | #define CONFIG_CMD_IRQ | |
462 | #define CONFIG_CMD_PING | |
463 | #define CONFIG_CMD_I2C | |
464 | #define CONFIG_CMD_MII | |
465 | #define CONFIG_CMD_ELF | |
1c9aa76b KG |
466 | #define CONFIG_CMD_IRQ |
467 | #define CONFIG_CMD_SETEXPR | |
9490a7f1 KG |
468 | |
469 | #if defined(CONFIG_PCI) | |
470 | #define CONFIG_CMD_PCI | |
471 | #define CONFIG_CMD_BEDBUG | |
472 | #define CONFIG_CMD_NET | |
473 | #endif | |
474 | ||
475 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
476 | ||
477 | /* | |
478 | * Miscellaneous configurable options | |
479 | */ | |
6d0f6bcf | 480 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
9490a7f1 | 481 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
6d0f6bcf JCPV |
482 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
483 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
9490a7f1 | 484 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 485 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
9490a7f1 | 486 | #else |
6d0f6bcf | 487 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
9490a7f1 | 488 | #endif |
6d0f6bcf JCPV |
489 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
490 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
491 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
492 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
9490a7f1 KG |
493 | |
494 | /* | |
495 | * For booting Linux, the board info and command line data | |
496 | * have to be in the first 8 MB of memory, since this is | |
497 | * the maximum mapped by the Linux kernel during initialization. | |
498 | */ | |
6d0f6bcf | 499 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/ |
9490a7f1 KG |
500 | |
501 | /* | |
502 | * Internal Definitions | |
503 | * | |
504 | * Boot Flags | |
505 | */ | |
506 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
507 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
508 | ||
509 | #if defined(CONFIG_CMD_KGDB) | |
510 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
511 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
512 | #endif | |
513 | ||
514 | /* | |
515 | * Environment Configuration | |
516 | */ | |
517 | ||
518 | /* The mac addresses for all ethernet interface */ | |
519 | #if defined(CONFIG_TSEC_ENET) | |
520 | #define CONFIG_HAS_ETH0 | |
521 | #define CONFIG_ETHADDR 00:E0:0C:02:00:FD | |
522 | #define CONFIG_HAS_ETH1 | |
523 | #define CONFIG_ETH1ADDR 00:E0:0C:02:01:FD | |
524 | #define CONFIG_HAS_ETH2 | |
525 | #define CONFIG_ETH2ADDR 00:E0:0C:02:02:FD | |
526 | #define CONFIG_HAS_ETH3 | |
527 | #define CONFIG_ETH3ADDR 00:E0:0C:02:03:FD | |
528 | #endif | |
529 | ||
530 | #define CONFIG_IPADDR 192.168.1.254 | |
531 | ||
532 | #define CONFIG_HOSTNAME unknown | |
533 | #define CONFIG_ROOTPATH /opt/nfsroot | |
534 | #define CONFIG_BOOTFILE uImage | |
535 | #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ | |
536 | ||
537 | #define CONFIG_SERVERIP 192.168.1.1 | |
538 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
539 | #define CONFIG_NETMASK 255.255.255.0 | |
540 | ||
541 | /* default location for tftp and bootm */ | |
542 | #define CONFIG_LOADADDR 1000000 | |
543 | ||
544 | #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ | |
545 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
546 | ||
547 | #define CONFIG_BAUDRATE 115200 | |
548 | ||
549 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
550 | "netdev=eth0\0" \ | |
551 | "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \ | |
552 | "tftpflash=tftpboot $loadaddr $uboot; " \ | |
553 | "protect off " MK_STR(TEXT_BASE) " +$filesize; " \ | |
554 | "erase " MK_STR(TEXT_BASE) " +$filesize; " \ | |
555 | "cp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize; " \ | |
556 | "protect on " MK_STR(TEXT_BASE) " +$filesize; " \ | |
557 | "cmp.b $loadaddr " MK_STR(TEXT_BASE) " $filesize\0" \ | |
558 | "consoledev=ttyS0\0" \ | |
559 | "ramdiskaddr=2000000\0" \ | |
560 | "ramdiskfile=8536ds/ramdisk.uboot\0" \ | |
561 | "fdtaddr=c00000\0" \ | |
562 | "fdtfile=8536ds/mpc8536ds.dtb\0" \ | |
563 | "bdev=sda3\0" | |
564 | ||
565 | #define CONFIG_HDBOOT \ | |
566 | "setenv bootargs root=/dev/$bdev rw " \ | |
567 | "console=$consoledev,$baudrate $othbootargs;" \ | |
568 | "tftp $loadaddr $bootfile;" \ | |
569 | "tftp $fdtaddr $fdtfile;" \ | |
570 | "bootm $loadaddr - $fdtaddr" | |
571 | ||
572 | #define CONFIG_NFSBOOTCOMMAND \ | |
573 | "setenv bootargs root=/dev/nfs rw " \ | |
574 | "nfsroot=$serverip:$rootpath " \ | |
575 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
576 | "console=$consoledev,$baudrate $othbootargs;" \ | |
577 | "tftp $loadaddr $bootfile;" \ | |
578 | "tftp $fdtaddr $fdtfile;" \ | |
579 | "bootm $loadaddr - $fdtaddr" | |
580 | ||
581 | #define CONFIG_RAMBOOTCOMMAND \ | |
582 | "setenv bootargs root=/dev/ram rw " \ | |
583 | "console=$consoledev,$baudrate $othbootargs;" \ | |
584 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
585 | "tftp $loadaddr $bootfile;" \ | |
586 | "tftp $fdtaddr $fdtfile;" \ | |
587 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
588 | ||
589 | #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT | |
590 | ||
591 | #endif /* __CONFIG_H */ |