]>
Commit | Line | Data |
---|---|---|
42d1f039 | 1 | /* |
0ac6f8b7 | 2 | * Copyright 2004 Freescale Semiconductor. |
42d1f039 WD |
3 | * (C) Copyright 2002,2003 Motorola,Inc. |
4 | * Xianghua Xiao <X.Xiao@motorola.com> | |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | ||
0ac6f8b7 WD |
25 | /* |
26 | * mpc8540ads board configuration file | |
27 | * | |
28 | * Please refer to doc/README.mpc85xx for more info. | |
29 | * | |
30 | * Make sure you change the MAC address and other network params first, | |
31 | * search for CONFIG_ETHADDR, CONFIG_SERVERIP, etc in this file. | |
42d1f039 WD |
32 | */ |
33 | ||
34 | #ifndef __CONFIG_H | |
35 | #define __CONFIG_H | |
36 | ||
37 | /* High Level Configuration Options */ | |
0ac6f8b7 WD |
38 | #define CONFIG_BOOKE 1 /* BOOKE */ |
39 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
40 | #define CONFIG_MPC85xx 1 /* MPC8540/MPC8560 */ | |
41 | #define CONFIG_MPC8540 1 /* MPC8540 specific */ | |
42 | #define CONFIG_MPC8540ADS 1 /* MPC8540ADS board specific */ | |
43 | ||
288693ab JL |
44 | #ifndef CONFIG_HAS_FEC |
45 | #define CONFIG_HAS_FEC 1 /* 8540 has FEC */ | |
46 | #endif | |
47 | ||
0ac6f8b7 WD |
48 | #define CONFIG_PCI |
49 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
42d1f039 | 50 | #define CONFIG_ENV_OVERWRITE |
0ac6f8b7 | 51 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ |
0ac6f8b7 WD |
52 | #define CONFIG_DDR_DLL /* possible DLL fix needed */ |
53 | #define CONFIG_DDR_2T_TIMING /* Sets the 2T timing bit */ | |
42d1f039 | 54 | |
d9b94f28 JL |
55 | #define CONFIG_DDR_ECC /* only for ECC DDR module */ |
56 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef | |
57 | ||
42d1f039 | 58 | |
0ac6f8b7 WD |
59 | /* |
60 | * sysclk for MPC85xx | |
61 | * | |
62 | * Two valid values are: | |
63 | * 33000000 | |
64 | * 66000000 | |
65 | * | |
66 | * Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz | |
9aea9530 WD |
67 | * is likely the desired value here, so that is now the default. |
68 | * The board, however, can run at 66MHz. In any event, this value | |
69 | * must match the settings of some switches. Details can be found | |
70 | * in the README.mpc85xxads. | |
34c3c0e0 MM |
71 | * |
72 | * XXX -- Can't we run at 66 MHz, anyway? PCI should drop to | |
73 | * 33MHz to accommodate, based on a PCI pin. | |
74 | * Note that PCI-X won't work at 33MHz. | |
0ac6f8b7 WD |
75 | */ |
76 | ||
9aea9530 | 77 | #ifndef CONFIG_SYS_CLK_FREQ |
34c3c0e0 | 78 | #define CONFIG_SYS_CLK_FREQ 33000000 |
42d1f039 WD |
79 | #endif |
80 | ||
9aea9530 | 81 | |
0ac6f8b7 WD |
82 | /* |
83 | * These can be toggled for performance analysis, otherwise use default. | |
84 | */ | |
85 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
86 | #define CONFIG_BTB /* toggle branch predition */ | |
87 | #define CONFIG_ADDR_STREAMING /* toggle addr streaming */ | |
42d1f039 | 88 | |
0ac6f8b7 | 89 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ |
42d1f039 | 90 | |
0ac6f8b7 WD |
91 | #undef CFG_DRAM_TEST /* memory test, takes time */ |
92 | #define CFG_MEMTEST_START 0x00200000 /* memtest region */ | |
42d1f039 WD |
93 | #define CFG_MEMTEST_END 0x00400000 |
94 | ||
42d1f039 WD |
95 | |
96 | /* | |
97 | * Base addresses -- Note these are effective addresses where the | |
98 | * actual resources get mapped (not physical addresses) | |
99 | */ | |
0ac6f8b7 WD |
100 | #define CFG_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */ |
101 | #define CFG_CCSRBAR 0xe0000000 /* relocated CCSRBAR */ | |
102 | #define CFG_IMMR CFG_CCSRBAR /* PQII uses CFG_IMMR */ | |
42d1f039 | 103 | |
9aea9530 WD |
104 | |
105 | /* | |
106 | * DDR Setup | |
107 | */ | |
0ac6f8b7 | 108 | #define CFG_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ |
42d1f039 | 109 | #define CFG_SDRAM_BASE CFG_DDR_SDRAM_BASE |
9aea9530 WD |
110 | |
111 | #if defined(CONFIG_SPD_EEPROM) | |
112 | /* | |
113 | * Determine DDR configuration from I2C interface. | |
114 | */ | |
115 | #define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */ | |
116 | ||
117 | #else | |
118 | /* | |
119 | * Manually set up DDR parameters | |
120 | */ | |
121 | #define CFG_SDRAM_SIZE 128 /* DDR is 128MB */ | |
122 | #define CFG_DDR_CS0_BNDS 0x00000007 /* 0-128MB */ | |
123 | #define CFG_DDR_CS0_CONFIG 0x80000002 | |
124 | #define CFG_DDR_TIMING_1 0x37344321 | |
125 | #define CFG_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ | |
126 | #define CFG_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */ | |
127 | #define CFG_DDR_MODE 0x00000062 /* DLL,normal,seq,4/2.5 */ | |
128 | #define CFG_DDR_INTERVAL 0x05200100 /* autocharge,no open page */ | |
129 | #endif | |
130 | ||
42d1f039 | 131 | |
0ac6f8b7 WD |
132 | /* |
133 | * SDRAM on the Local Bus | |
134 | */ | |
0ac6f8b7 | 135 | #define CFG_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ |
0ac6f8b7 | 136 | #define CFG_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ |
42d1f039 | 137 | |
0ac6f8b7 WD |
138 | #define CFG_FLASH_BASE 0xff000000 /* start of FLASH 16M */ |
139 | #define CFG_BR0_PRELIM 0xff001801 /* port size 32bit */ | |
42d1f039 | 140 | |
0ac6f8b7 WD |
141 | #define CFG_OR0_PRELIM 0xff006ff7 /* 16MB Flash */ |
142 | #define CFG_MAX_FLASH_BANKS 1 /* number of banks */ | |
143 | #define CFG_MAX_FLASH_SECT 64 /* sectors per device */ | |
42d1f039 | 144 | #undef CFG_FLASH_CHECKSUM |
0ac6f8b7 WD |
145 | #define CFG_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ |
146 | #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
147 | ||
148 | #define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */ | |
42d1f039 | 149 | |
42d1f039 WD |
150 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) |
151 | #define CFG_RAMBOOT | |
152 | #else | |
0ac6f8b7 | 153 | #undef CFG_RAMBOOT |
42d1f039 WD |
154 | #endif |
155 | ||
cf33678e WD |
156 | #define CFG_FLASH_CFI_DRIVER |
157 | #define CFG_FLASH_CFI | |
158 | #define CFG_FLASH_EMPTY_INFO | |
42d1f039 | 159 | |
0ac6f8b7 WD |
160 | #undef CONFIG_CLOCKS_IN_MHZ |
161 | ||
42d1f039 | 162 | |
0ac6f8b7 WD |
163 | /* |
164 | * Local Bus Definitions | |
165 | */ | |
166 | ||
167 | /* | |
168 | * Base Register 2 and Option Register 2 configure SDRAM. | |
169 | * The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000. | |
170 | * | |
171 | * For BR2, need: | |
172 | * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 | |
173 | * port-size = 32-bits = BR2[19:20] = 11 | |
174 | * no parity checking = BR2[21:22] = 00 | |
175 | * SDRAM for MSEL = BR2[24:26] = 011 | |
176 | * Valid = BR[31] = 1 | |
177 | * | |
178 | * 0 4 8 12 16 20 24 28 | |
179 | * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 | |
180 | * | |
181 | * FIXME: CFG_LBC_SDRAM_BASE should be masked and OR'ed into | |
182 | * FIXME: the top 17 bits of BR2. | |
183 | */ | |
184 | ||
185 | #define CFG_BR2_PRELIM 0xf0001861 | |
186 | ||
187 | /* | |
188 | * The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64. | |
189 | * | |
190 | * For OR2, need: | |
191 | * 64MB mask for AM, OR2[0:7] = 1111 1100 | |
192 | * XAM, OR2[17:18] = 11 | |
193 | * 9 columns OR2[19-21] = 010 | |
194 | * 13 rows OR2[23-25] = 100 | |
195 | * EAD set for extra time OR[31] = 1 | |
196 | * | |
197 | * 0 4 8 12 16 20 24 28 | |
198 | * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 | |
199 | */ | |
200 | ||
42d1f039 | 201 | #define CFG_OR2_PRELIM 0xfc006901 |
0ac6f8b7 WD |
202 | |
203 | #define CFG_LBC_LCRR 0x00030004 /* LB clock ratio reg */ | |
204 | #define CFG_LBC_LBCR 0x00000000 /* LB config reg */ | |
205 | #define CFG_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
206 | #define CFG_LBC_MRTPR 0x20000000 /* LB refresh timer prescal*/ | |
207 | ||
208 | /* | |
209 | * LSDMR masks | |
210 | */ | |
211 | #define CFG_LBC_LSDMR_RFEN (1 << (31 - 1)) | |
212 | #define CFG_LBC_LSDMR_BSMA1516 (3 << (31 - 10)) | |
213 | #define CFG_LBC_LSDMR_BSMA1617 (4 << (31 - 10)) | |
214 | #define CFG_LBC_LSDMR_RFCR5 (3 << (31 - 16)) | |
215 | #define CFG_LBC_LSDMR_RFCR16 (7 << (31 - 16)) | |
216 | #define CFG_LBC_LSDMR_PRETOACT3 (3 << (31 - 19)) | |
217 | #define CFG_LBC_LSDMR_PRETOACT7 (7 << (31 - 19)) | |
218 | #define CFG_LBC_LSDMR_ACTTORW3 (3 << (31 - 22)) | |
219 | #define CFG_LBC_LSDMR_ACTTORW7 (7 << (31 - 22)) | |
220 | #define CFG_LBC_LSDMR_ACTTORW6 (6 << (31 - 22)) | |
221 | #define CFG_LBC_LSDMR_BL8 (1 << (31 - 23)) | |
222 | #define CFG_LBC_LSDMR_WRC2 (2 << (31 - 27)) | |
223 | #define CFG_LBC_LSDMR_WRC4 (0 << (31 - 27)) | |
224 | #define CFG_LBC_LSDMR_BUFCMD (1 << (31 - 29)) | |
225 | #define CFG_LBC_LSDMR_CL3 (3 << (31 - 31)) | |
226 | ||
227 | #define CFG_LBC_LSDMR_OP_NORMAL (0 << (31 - 4)) | |
228 | #define CFG_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4)) | |
229 | #define CFG_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4)) | |
230 | #define CFG_LBC_LSDMR_OP_MRW (3 << (31 - 4)) | |
231 | #define CFG_LBC_LSDMR_OP_PRECH (4 << (31 - 4)) | |
232 | #define CFG_LBC_LSDMR_OP_PCHALL (5 << (31 - 4)) | |
233 | #define CFG_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4)) | |
234 | #define CFG_LBC_LSDMR_OP_RWINV (7 << (31 - 4)) | |
235 | ||
236 | #define CFG_LBC_LSDMR_COMMON ( CFG_LBC_LSDMR_BSMA1516 \ | |
237 | | CFG_LBC_LSDMR_RFCR5 \ | |
238 | | CFG_LBC_LSDMR_PRETOACT3 \ | |
239 | | CFG_LBC_LSDMR_ACTTORW3 \ | |
240 | | CFG_LBC_LSDMR_BL8 \ | |
241 | | CFG_LBC_LSDMR_WRC2 \ | |
242 | | CFG_LBC_LSDMR_CL3 \ | |
243 | | CFG_LBC_LSDMR_RFEN \ | |
244 | ) | |
245 | ||
246 | /* | |
247 | * SDRAM Controller configuration sequence. | |
248 | */ | |
249 | #define CFG_LBC_LSDMR_1 ( CFG_LBC_LSDMR_COMMON \ | |
9aea9530 | 250 | | CFG_LBC_LSDMR_OP_PCHALL) |
0ac6f8b7 | 251 | #define CFG_LBC_LSDMR_2 ( CFG_LBC_LSDMR_COMMON \ |
9aea9530 | 252 | | CFG_LBC_LSDMR_OP_ARFRSH) |
0ac6f8b7 | 253 | #define CFG_LBC_LSDMR_3 ( CFG_LBC_LSDMR_COMMON \ |
9aea9530 | 254 | | CFG_LBC_LSDMR_OP_ARFRSH) |
0ac6f8b7 | 255 | #define CFG_LBC_LSDMR_4 ( CFG_LBC_LSDMR_COMMON \ |
9aea9530 | 256 | | CFG_LBC_LSDMR_OP_MRW) |
0ac6f8b7 | 257 | #define CFG_LBC_LSDMR_5 ( CFG_LBC_LSDMR_COMMON \ |
9aea9530 | 258 | | CFG_LBC_LSDMR_OP_NORMAL) |
0ac6f8b7 | 259 | |
42d1f039 | 260 | |
9aea9530 WD |
261 | /* |
262 | * 32KB, 8-bit wide for ADS config reg | |
263 | */ | |
264 | #define CFG_BR4_PRELIM 0xf8000801 | |
c837dcb1 WD |
265 | #define CFG_OR4_PRELIM 0xffffe1f1 |
266 | #define CFG_BCSR (CFG_BR4_PRELIM & 0xffff8000) | |
42d1f039 WD |
267 | |
268 | #define CONFIG_L1_INIT_RAM | |
0ac6f8b7 | 269 | #define CFG_INIT_RAM_LOCK 1 |
9aea9530 | 270 | #define CFG_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ |
0ac6f8b7 | 271 | #define CFG_INIT_RAM_END 0x4000 /* End of used area in RAM */ |
42d1f039 | 272 | |
0ac6f8b7 | 273 | #define CFG_GBL_DATA_SIZE 128 /* num bytes initial data */ |
42d1f039 WD |
274 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
275 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET | |
276 | ||
a1191902 | 277 | #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
0ac6f8b7 | 278 | #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ |
42d1f039 WD |
279 | |
280 | /* Serial Port */ | |
281 | #define CONFIG_CONS_INDEX 1 | |
282 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
283 | #define CFG_NS16550 | |
284 | #define CFG_NS16550_SERIAL | |
0ac6f8b7 | 285 | #define CFG_NS16550_REG_SIZE 1 |
42d1f039 | 286 | #define CFG_NS16550_CLK get_bus_freq(0) |
42d1f039 WD |
287 | |
288 | #define CFG_BAUDRATE_TABLE \ | |
289 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} | |
290 | ||
0ac6f8b7 WD |
291 | #define CFG_NS16550_COM1 (CFG_CCSRBAR+0x4500) |
292 | #define CFG_NS16550_COM2 (CFG_CCSRBAR+0x4600) | |
42d1f039 WD |
293 | |
294 | /* Use the HUSH parser */ | |
295 | #define CFG_HUSH_PARSER | |
0ac6f8b7 | 296 | #ifdef CFG_HUSH_PARSER |
42d1f039 WD |
297 | #define CFG_PROMPT_HUSH_PS2 "> " |
298 | #endif | |
299 | ||
0e16387d | 300 | /* pass open firmware flat tree */ |
0fd5ec66 KG |
301 | #define CONFIG_OF_LIBFDT 1 |
302 | #define CONFIG_OF_BOARD_SETUP 1 | |
303 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
0e16387d MM |
304 | |
305 | #define CFG_64BIT_VSPRINTF 1 | |
306 | #define CFG_64BIT_STRTOUL 1 | |
307 | ||
20476726 JL |
308 | /* |
309 | * I2C | |
310 | */ | |
311 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ | |
312 | #define CONFIG_HARD_I2C /* I2C with hardware support*/ | |
0ac6f8b7 WD |
313 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ |
314 | #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ | |
42d1f039 | 315 | #define CFG_I2C_SLAVE 0x7F |
0ac6f8b7 | 316 | #define CFG_I2C_NOPROBES {0x69} /* Don't probe these addrs */ |
20476726 | 317 | #define CFG_I2C_OFFSET 0x3000 |
0ac6f8b7 WD |
318 | |
319 | /* RapidIO MMU */ | |
320 | #define CFG_RIO_MEM_BASE 0xc0000000 /* base address */ | |
321 | #define CFG_RIO_MEM_PHYS CFG_RIO_MEM_BASE | |
322 | #define CFG_RIO_MEM_SIZE 0x20000000 /* 128M */ | |
323 | ||
324 | /* | |
325 | * General PCI | |
362dd830 | 326 | * Memory space is mapped 1-1, but I/O space must start from 0. |
0ac6f8b7 WD |
327 | */ |
328 | #define CFG_PCI1_MEM_BASE 0x80000000 | |
329 | #define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE | |
330 | #define CFG_PCI1_MEM_SIZE 0x20000000 /* 512M */ | |
362dd830 | 331 | #define CFG_PCI1_IO_BASE 0x00000000 |
c88f9fe6 MM |
332 | #define CFG_PCI1_IO_PHYS 0xe2000000 |
333 | #define CFG_PCI1_IO_SIZE 0x100000 /* 1M */ | |
42d1f039 | 334 | |
42d1f039 | 335 | #if defined(CONFIG_PCI) |
0ac6f8b7 | 336 | |
42d1f039 | 337 | #define CONFIG_NET_MULTI |
9aea9530 | 338 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
0ac6f8b7 | 339 | |
42d1f039 | 340 | #undef CONFIG_EEPRO100 |
0ac6f8b7 WD |
341 | #undef CONFIG_TULIP |
342 | ||
343 | #if !defined(CONFIG_PCI_PNP) | |
344 | #define PCI_ENET0_IOADDR 0xe0000000 | |
345 | #define PCI_ENET0_MEMADDR 0xe0000000 | |
346 | #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */ | |
42d1f039 | 347 | #endif |
0ac6f8b7 WD |
348 | |
349 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
350 | #define CFG_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ | |
351 | ||
352 | #endif /* CONFIG_PCI */ | |
353 | ||
354 | ||
355 | #if defined(CONFIG_TSEC_ENET) | |
356 | ||
357 | #ifndef CONFIG_NET_MULTI | |
358 | #define CONFIG_NET_MULTI 1 | |
42d1f039 WD |
359 | #endif |
360 | ||
0ac6f8b7 | 361 | #define CONFIG_MII 1 /* MII PHY management */ |
255a3577 KP |
362 | #define CONFIG_TSEC1 1 |
363 | #define CONFIG_TSEC1_NAME "TSEC0" | |
364 | #define CONFIG_TSEC2 1 | |
365 | #define CONFIG_TSEC2_NAME "TSEC1" | |
0ac6f8b7 WD |
366 | #define TSEC1_PHY_ADDR 0 |
367 | #define TSEC2_PHY_ADDR 1 | |
0ac6f8b7 WD |
368 | #define TSEC1_PHYIDX 0 |
369 | #define TSEC2_PHYIDX 0 | |
3a79013e AF |
370 | #define TSEC1_FLAGS TSEC_GIGABIT |
371 | #define TSEC2_FLAGS TSEC_GIGABIT | |
9aea9530 | 372 | |
288693ab JL |
373 | |
374 | #if CONFIG_HAS_FEC | |
9aea9530 | 375 | #define CONFIG_MPC85XX_FEC 1 |
d9b94f28 | 376 | #define CONFIG_MPC85XX_FEC_NAME "FEC" |
9aea9530 | 377 | #define FEC_PHY_ADDR 3 |
0ac6f8b7 | 378 | #define FEC_PHYIDX 0 |
3a79013e | 379 | #define FEC_FLAGS 0 |
288693ab | 380 | #endif |
9aea9530 | 381 | |
d9b94f28 JL |
382 | /* Options are: TSEC[0-1], FEC */ |
383 | #define CONFIG_ETHPRIME "TSEC0" | |
0ac6f8b7 WD |
384 | |
385 | #endif /* CONFIG_TSEC_ENET */ | |
386 | ||
387 | ||
388 | /* | |
389 | * Environment | |
390 | */ | |
42d1f039 | 391 | #ifndef CFG_RAMBOOT |
42d1f039 WD |
392 | #define CFG_ENV_IS_IN_FLASH 1 |
393 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE + 0x40000) | |
0ac6f8b7 | 394 | #define CFG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */ |
42d1f039 WD |
395 | #define CFG_ENV_SIZE 0x2000 |
396 | #else | |
9aea9530 WD |
397 | #define CFG_NO_FLASH 1 /* Flash is not usable now */ |
398 | #define CFG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ | |
399 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000) | |
400 | #define CFG_ENV_SIZE 0x2000 | |
42d1f039 WD |
401 | #endif |
402 | ||
0ac6f8b7 WD |
403 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
404 | #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ | |
42d1f039 | 405 | |
2835e518 | 406 | |
659e2f67 JL |
407 | /* |
408 | * BOOTP options | |
409 | */ | |
410 | #define CONFIG_BOOTP_BOOTFILESIZE | |
411 | #define CONFIG_BOOTP_BOOTPATH | |
412 | #define CONFIG_BOOTP_GATEWAY | |
413 | #define CONFIG_BOOTP_HOSTNAME | |
414 | ||
415 | ||
2835e518 JL |
416 | /* |
417 | * Command line configuration. | |
418 | */ | |
419 | #include <config_cmd_default.h> | |
420 | ||
421 | #define CONFIG_CMD_PING | |
422 | #define CONFIG_CMD_I2C | |
423 | ||
424 | #if defined(CONFIG_PCI) | |
425 | #define CONFIG_CMD_PCI | |
426 | #endif | |
427 | ||
9aea9530 | 428 | #if defined(CFG_RAMBOOT) |
2835e518 JL |
429 | #undef CONFIG_CMD_ENV |
430 | #undef CONFIG_CMD_LOADS | |
42d1f039 | 431 | #endif |
0ac6f8b7 | 432 | |
42d1f039 | 433 | |
0ac6f8b7 | 434 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
42d1f039 WD |
435 | |
436 | /* | |
437 | * Miscellaneous configurable options | |
438 | */ | |
0ac6f8b7 WD |
439 | #define CFG_LONGHELP /* undef to save memory */ |
440 | #define CFG_LOAD_ADDR 0x2000000 /* default load address */ | |
441 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
442 | ||
2835e518 | 443 | #if defined(CONFIG_CMD_KGDB) |
0ac6f8b7 | 444 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
42d1f039 | 445 | #else |
0ac6f8b7 | 446 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
42d1f039 | 447 | #endif |
0ac6f8b7 | 448 | |
42d1f039 | 449 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
0ac6f8b7 WD |
450 | #define CFG_MAXARGS 16 /* max number of command args */ |
451 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
452 | #define CFG_HZ 1000 /* decrementer freq: 1ms ticks */ | |
42d1f039 WD |
453 | |
454 | /* | |
455 | * For booting Linux, the board info and command line data | |
456 | * have to be in the first 8 MB of memory, since this is | |
457 | * the maximum mapped by the Linux kernel during initialization. | |
458 | */ | |
0ac6f8b7 | 459 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/ |
42d1f039 WD |
460 | |
461 | /* Cache Configuration */ | |
0ac6f8b7 | 462 | #define CFG_DCACHE_SIZE 32768 |
42d1f039 | 463 | #define CFG_CACHELINE_SIZE 32 |
2835e518 | 464 | #if defined(CONFIG_CMD_KGDB) |
0ac6f8b7 | 465 | #define CFG_CACHELINE_SHIFT 5 /*log base 2 of the above value*/ |
42d1f039 WD |
466 | #endif |
467 | ||
468 | /* | |
469 | * Internal Definitions | |
470 | * | |
471 | * Boot Flags | |
472 | */ | |
473 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
0ac6f8b7 | 474 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
42d1f039 | 475 | |
2835e518 | 476 | #if defined(CONFIG_CMD_KGDB) |
42d1f039 WD |
477 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
478 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
479 | #endif | |
480 | ||
9aea9530 WD |
481 | |
482 | /* | |
483 | * Environment Configuration | |
484 | */ | |
0ac6f8b7 WD |
485 | |
486 | /* The mac addresses for all ethernet interface */ | |
42d1f039 | 487 | #if defined(CONFIG_TSEC_ENET) |
10327dc5 | 488 | #define CONFIG_HAS_ETH0 |
0ac6f8b7 | 489 | #define CONFIG_ETHADDR 00:E0:0C:00:00:FD |
e2ffd59b | 490 | #define CONFIG_HAS_ETH1 |
0ac6f8b7 | 491 | #define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD |
e2ffd59b | 492 | #define CONFIG_HAS_ETH2 |
0ac6f8b7 | 493 | #define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD |
42d1f039 WD |
494 | #endif |
495 | ||
0ac6f8b7 WD |
496 | #define CONFIG_IPADDR 192.168.1.253 |
497 | ||
498 | #define CONFIG_HOSTNAME unknown | |
499 | #define CONFIG_ROOTPATH /nfsroot | |
500 | #define CONFIG_BOOTFILE your.uImage | |
501 | ||
502 | #define CONFIG_SERVERIP 192.168.1.1 | |
503 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
504 | #define CONFIG_NETMASK 255.255.255.0 | |
505 | ||
506 | #define CONFIG_LOADADDR 200000 /* default location for tftp and bootm */ | |
507 | ||
508 | #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ | |
509 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
510 | ||
511 | #define CONFIG_BAUDRATE 115200 | |
512 | ||
9aea9530 | 513 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
0ac6f8b7 WD |
514 | "netdev=eth0\0" \ |
515 | "consoledev=ttyS0\0" \ | |
d3ec0d94 | 516 | "ramdiskaddr=1000000\0" \ |
8272dc2f AF |
517 | "ramdiskfile=your.ramdisk.u-boot\0" \ |
518 | "fdtaddr=400000\0" \ | |
519 | "fdtfile=your.fdt.dtb\0" | |
0ac6f8b7 | 520 | |
9aea9530 | 521 | #define CONFIG_NFSBOOTCOMMAND \ |
0ac6f8b7 WD |
522 | "setenv bootargs root=/dev/nfs rw " \ |
523 | "nfsroot=$serverip:$rootpath " \ | |
524 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
525 | "console=$consoledev,$baudrate $othbootargs;" \ | |
526 | "tftp $loadaddr $bootfile;" \ | |
8272dc2f AF |
527 | "tftp $fdtaddr $fdtfile;" \ |
528 | "bootm $loadaddr - $fdtaddr" | |
0ac6f8b7 WD |
529 | |
530 | #define CONFIG_RAMBOOTCOMMAND \ | |
531 | "setenv bootargs root=/dev/ram rw " \ | |
532 | "console=$consoledev,$baudrate $othbootargs;" \ | |
533 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
534 | "tftp $loadaddr $bootfile;" \ | |
8272dc2f | 535 | "tftp $fdtaddr $fdtfile;" \ |
d3ec0d94 | 536 | "bootm $loadaddr $ramdiskaddr $fdtaddr" |
0ac6f8b7 WD |
537 | |
538 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
42d1f039 WD |
539 | |
540 | #endif /* __CONFIG_H */ |