]>
Commit | Line | Data |
---|---|---|
e6f2e902 MB |
1 | /* |
2 | * (C) Copyright 2005 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /* | |
25 | * TQM8349 board configuration file | |
26 | */ | |
27 | ||
28 | #ifndef __CONFIG_H | |
29 | #define __CONFIG_H | |
30 | ||
e6f2e902 MB |
31 | /* |
32 | * High Level Configuration Options | |
33 | */ | |
34 | #define CONFIG_E300 1 /* E300 Family */ | |
0f898604 | 35 | #define CONFIG_MPC83xx 1 /* MPC83xx family */ |
2c7920af | 36 | #define CONFIG_MPC834x 1 /* MPC834x specific */ |
9ca880a2 | 37 | #define CONFIG_MPC8349 1 /* MPC8349 specific */ |
e6f2e902 MB |
38 | #define CONFIG_TQM834X 1 /* TQM834X board specific */ |
39 | ||
40 | /* IMMR Base Addres Register, use Freescale default: 0xff400000 */ | |
6d0f6bcf | 41 | #define CONFIG_SYS_IMMR 0xff400000 |
e6f2e902 MB |
42 | |
43 | /* System clock. Primary input clock when in PCI host mode */ | |
44 | #define CONFIG_83XX_CLKIN 66666000 /* 66,666 MHz */ | |
45 | ||
46 | /* | |
47 | * Local Bus LCRR | |
48 | * LCRR: DLL bypass, Clock divider is 8 | |
49 | * | |
50 | * for CSB = 266 MHz it gives LCB clock frequency = 33 MHz | |
51 | * | |
52 | * External Local Bus rate is | |
53 | * CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV | |
54 | */ | |
c7190f02 KP |
55 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
56 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_8 | |
e6f2e902 MB |
57 | |
58 | /* board pre init: do not call, nothing to do */ | |
59 | #undef CONFIG_BOARD_EARLY_INIT_F | |
60 | ||
61 | /* detect the number of flash banks */ | |
62 | #define CONFIG_BOARD_EARLY_INIT_R | |
63 | ||
64 | /* | |
65 | * DDR Setup | |
66 | */ | |
6d0f6bcf JCPV |
67 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory*/ |
68 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
69 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
e6f2e902 MB |
70 | #define DDR_CASLAT_25 /* CASLAT set to 2.5 */ |
71 | #undef CONFIG_DDR_ECC /* only for ECC DDR module */ | |
72 | #undef CONFIG_SPD_EEPROM /* do not use SPD EEPROM for DDR setup */ | |
73 | ||
6d0f6bcf JCPV |
74 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
75 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */ | |
76 | #define CONFIG_SYS_MEMTEST_END 0x00100000 | |
e6f2e902 MB |
77 | |
78 | /* | |
79 | * FLASH on the Local Bus | |
80 | */ | |
6d0f6bcf | 81 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
a3455c00 | 82 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
6d0f6bcf JCPV |
83 | #undef CONFIG_SYS_FLASH_CHECKSUM |
84 | #define CONFIG_SYS_FLASH_BASE 0x80000000 /* start of FLASH */ | |
85 | #define CONFIG_SYS_FLASH_SIZE 8 /* FLASH size in MB */ | |
a3455c00 WD |
86 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sectors */ |
87 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
e6f2e902 MB |
88 | |
89 | /* | |
90 | * FLASH bank number detection | |
91 | */ | |
92 | ||
93 | /* | |
6d0f6bcf | 94 | * When CONFIG_SYS_MAX_FLASH_BANKS_DETECT is defined, the actual number of Flash |
e6f2e902 | 95 | * banks has to be determined at runtime and stored in a gloabl variable |
6d0f6bcf JCPV |
96 | * tqm834x_num_flash_banks. The value of CONFIG_SYS_MAX_FLASH_BANKS_DETECT is only |
97 | * used instead of CONFIG_SYS_MAX_FLASH_BANKS to allocate the array flash_info, and | |
e6f2e902 | 98 | * should be made sufficiently large to accomodate the number of banks that |
f013dacf | 99 | * might actually be detected. Since most (all?) Flash related functions use |
6d0f6bcf | 100 | * CONFIG_SYS_MAX_FLASH_BANKS as the number of actual banks on the board, it is |
e6f2e902 MB |
101 | * defined as tqm834x_num_flash_banks. |
102 | */ | |
6d0f6bcf | 103 | #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 2 |
f013dacf | 104 | #ifndef __ASSEMBLY__ |
e6f2e902 MB |
105 | extern int tqm834x_num_flash_banks; |
106 | #endif | |
6d0f6bcf | 107 | #define CONFIG_SYS_MAX_FLASH_BANKS (tqm834x_num_flash_banks) |
e6f2e902 | 108 | |
6d0f6bcf | 109 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max sectors per device */ |
e6f2e902 MB |
110 | |
111 | /* 32 bit device at 0x80000000 via GPCM (0x8000_1801) */ | |
6d0f6bcf | 112 | #define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH_BASE & BR_BA) | \ |
e6f2e902 MB |
113 | BR_MS_GPCM | BR_PS_32 | BR_V) |
114 | ||
115 | /* FLASH timing (0x0000_0c54) */ | |
6d0f6bcf | 116 | #define CONFIG_SYS_OR_TIMING_FLASH (OR_GPCM_CSNT | OR_GPCM_ACS_DIV4 | \ |
e6f2e902 MB |
117 | OR_GPCM_SCY_5 | OR_GPCM_TRLX) |
118 | ||
6d0f6bcf | 119 | #define CONFIG_SYS_PRELIM_OR_AM 0xc0000000 /* OR addr mask: 1 GiB */ |
e6f2e902 | 120 | |
6d0f6bcf | 121 | #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) |
e6f2e902 | 122 | |
6d0f6bcf | 123 | #define CONFIG_SYS_LBLAWAR0_PRELIM 0x8000001D /* 1 GiB window size (2^(size + 1)) */ |
6902df56 | 124 | |
6d0f6bcf | 125 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE /* Window base at flash base */ |
e6f2e902 MB |
126 | |
127 | /* disable remaining mappings */ | |
6d0f6bcf JCPV |
128 | #define CONFIG_SYS_BR1_PRELIM 0x00000000 |
129 | #define CONFIG_SYS_OR1_PRELIM 0x00000000 | |
130 | #define CONFIG_SYS_LBLAWBAR1_PRELIM 0x00000000 | |
131 | #define CONFIG_SYS_LBLAWAR1_PRELIM 0x00000000 | |
132 | ||
133 | #define CONFIG_SYS_BR2_PRELIM 0x00000000 | |
134 | #define CONFIG_SYS_OR2_PRELIM 0x00000000 | |
135 | #define CONFIG_SYS_LBLAWBAR2_PRELIM 0x00000000 | |
136 | #define CONFIG_SYS_LBLAWAR2_PRELIM 0x00000000 | |
137 | ||
138 | #define CONFIG_SYS_BR3_PRELIM 0x00000000 | |
139 | #define CONFIG_SYS_OR3_PRELIM 0x00000000 | |
140 | #define CONFIG_SYS_LBLAWBAR3_PRELIM 0x00000000 | |
141 | #define CONFIG_SYS_LBLAWAR3_PRELIM 0x00000000 | |
e6f2e902 MB |
142 | |
143 | /* | |
144 | * Monitor config | |
145 | */ | |
6d0f6bcf | 146 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */ |
e6f2e902 | 147 | |
6d0f6bcf | 148 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
4681e673 | 149 | # define CONFIG_SYS_RAMBOOT |
e6f2e902 | 150 | #else |
4681e673 | 151 | # undef CONFIG_SYS_RAMBOOT |
e6f2e902 MB |
152 | #endif |
153 | ||
6d0f6bcf JCPV |
154 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
155 | #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 /* Initial RAM address */ | |
156 | #define CONFIG_SYS_INIT_RAM_END 0x1000 /* End of used area in RAM*/ | |
e6f2e902 | 157 | |
6d0f6bcf JCPV |
158 | #define CONFIG_SYS_GBL_DATA_SIZE 0x100 /* num bytes initial data */ |
159 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
160 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
e6f2e902 | 161 | |
929b79a0 WD |
162 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB = 3 sect. for Mon */ |
163 | #define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserve 512 kB for malloc */ | |
e6f2e902 MB |
164 | |
165 | /* | |
166 | * Serial Port | |
167 | */ | |
168 | #define CONFIG_CONS_INDEX 1 | |
169 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
6d0f6bcf JCPV |
170 | #define CONFIG_SYS_NS16550 |
171 | #define CONFIG_SYS_NS16550_SERIAL | |
172 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
173 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
e6f2e902 | 174 | |
6d0f6bcf | 175 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
e6f2e902 MB |
176 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
177 | ||
6d0f6bcf JCPV |
178 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500) |
179 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600) | |
e6f2e902 MB |
180 | |
181 | /* | |
182 | * I2C | |
183 | */ | |
184 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
185 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
be5e6181 | 186 | #define CONFIG_FSL_I2C |
6d0f6bcf JCPV |
187 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed: 400KHz */ |
188 | #define CONFIG_SYS_I2C_SLAVE 0x7F /* slave address */ | |
189 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
e6f2e902 MB |
190 | |
191 | /* I2C EEPROM, configuration for onboard EEPROMs 24C256 and 24C32 */ | |
6d0f6bcf JCPV |
192 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */ |
193 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* 16 bit */ | |
194 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* 32 bytes per write */ | |
195 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 12 /* 10ms +/- 20% */ | |
196 | #define CONFIG_SYS_I2C_MULTI_EEPROMS 1 /* more than one eeprom */ | |
e6f2e902 MB |
197 | |
198 | /* I2C RTC */ | |
199 | #define CONFIG_RTC_DS1337 /* use ds1337 rtc via i2c */ | |
6d0f6bcf | 200 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
e6f2e902 MB |
201 | |
202 | /* I2C SYSMON (LM75) */ | |
203 | #define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */ | |
204 | #define CONFIG_DTT_SENSORS {0} /* Sensor addresses */ | |
6d0f6bcf JCPV |
205 | #define CONFIG_SYS_DTT_MAX_TEMP 70 |
206 | #define CONFIG_SYS_DTT_LOW_TEMP -30 | |
207 | #define CONFIG_SYS_DTT_HYSTERESIS 3 | |
e6f2e902 MB |
208 | |
209 | /* | |
210 | * TSEC | |
211 | */ | |
53677ef1 | 212 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
e6f2e902 MB |
213 | #define CONFIG_MII |
214 | ||
6d0f6bcf JCPV |
215 | #define CONFIG_SYS_TSEC1_OFFSET 0x24000 |
216 | #define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC1_OFFSET) | |
217 | #define CONFIG_SYS_TSEC2_OFFSET 0x25000 | |
218 | #define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC2_OFFSET) | |
e6f2e902 MB |
219 | |
220 | #if defined(CONFIG_TSEC_ENET) | |
221 | ||
222 | #ifndef CONFIG_NET_MULTI | |
6902df56 | 223 | #define CONFIG_NET_MULTI |
e6f2e902 MB |
224 | #endif |
225 | ||
255a3577 KP |
226 | #define CONFIG_TSEC1 1 |
227 | #define CONFIG_TSEC1_NAME "TSEC0" | |
228 | #define CONFIG_TSEC2 1 | |
229 | #define CONFIG_TSEC2_NAME "TSEC1" | |
b6f84356 | 230 | #define TSEC1_PHY_ADDR 2 |
e6f2e902 MB |
231 | #define TSEC2_PHY_ADDR 1 |
232 | #define TSEC1_PHYIDX 0 | |
233 | #define TSEC2_PHYIDX 0 | |
3a79013e AF |
234 | #define TSEC1_FLAGS TSEC_GIGABIT |
235 | #define TSEC2_FLAGS TSEC_GIGABIT | |
e6f2e902 MB |
236 | |
237 | /* Options are: TSEC[0-1] */ | |
238 | #define CONFIG_ETHPRIME "TSEC0" | |
239 | ||
240 | #endif /* CONFIG_TSEC_ENET */ | |
241 | ||
242 | /* | |
243 | * General PCI | |
244 | * Addresses are mapped 1-1. | |
245 | */ | |
6902df56 RJ |
246 | #define CONFIG_PCI |
247 | ||
e6f2e902 MB |
248 | #if defined(CONFIG_PCI) |
249 | ||
6902df56 RJ |
250 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
251 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
252 | ||
253 | /* PCI1 host bridge */ | |
27c5248d | 254 | #define CONFIG_SYS_PCI1_MEM_BASE 0x90000000 |
6d0f6bcf | 255 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE |
9993e196 KP |
256 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ |
257 | #define CONFIG_SYS_PCI1_MMIO_BASE (CONFIG_SYS_PCI1_MEM_BASE + CONFIG_SYS_PCI1_MEM_SIZE) | |
258 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
259 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_PCI1_IO_BASE 0xe2000000 |
261 | #define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE | |
262 | #define CONFIG_SYS_PCI1_IO_SIZE 0x1000000 /* 16M */ | |
e6f2e902 | 263 | |
e6f2e902 | 264 | #undef CONFIG_EEPRO100 |
63ff004c | 265 | #define CONFIG_EEPRO100 |
e6f2e902 MB |
266 | #undef CONFIG_TULIP |
267 | ||
268 | #if !defined(CONFIG_PCI_PNP) | |
6d0f6bcf JCPV |
269 | #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BASE |
270 | #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_MEM_BASE | |
6902df56 | 271 | #define PCI_IDSEL_NUMBER 0x1c /* slot0 (IDSEL) = 28 */ |
e6f2e902 MB |
272 | #endif |
273 | ||
6d0f6bcf | 274 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
e6f2e902 MB |
275 | |
276 | #endif /* CONFIG_PCI */ | |
277 | ||
278 | /* | |
279 | * Environment | |
280 | */ | |
4681e673 | 281 | #define CONFIG_ENV_IS_IN_FLASH 1 |
929b79a0 WD |
282 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
283 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) for env */ | |
284 | #define CONFIG_ENV_SIZE 0x8000 /* 32K max size */ | |
285 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE) | |
286 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
287 | ||
e6f2e902 | 288 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
929b79a0 | 289 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
e6f2e902 | 290 | |
a1aa0bb5 JL |
291 | /* |
292 | * BOOTP options | |
293 | */ | |
294 | #define CONFIG_BOOTP_BOOTFILESIZE | |
295 | #define CONFIG_BOOTP_BOOTPATH | |
296 | #define CONFIG_BOOTP_GATEWAY | |
297 | #define CONFIG_BOOTP_HOSTNAME | |
298 | ||
299 | ||
2694690e JL |
300 | /* |
301 | * Command line configuration. | |
302 | */ | |
303 | #include <config_cmd_default.h> | |
304 | ||
4681e673 | 305 | #define CONFIG_CMD_ASKENV |
2694690e | 306 | #define CONFIG_CMD_DATE |
4681e673 | 307 | #define CONFIG_CMD_DHCP |
2694690e JL |
308 | #define CONFIG_CMD_DTT |
309 | #define CONFIG_CMD_EEPROM | |
310 | #define CONFIG_CMD_I2C | |
4681e673 | 311 | #define CONFIG_CMD_NFS |
2694690e JL |
312 | #define CONFIG_CMD_JFFS2 |
313 | #define CONFIG_CMD_MII | |
314 | #define CONFIG_CMD_PING | |
4681e673 WD |
315 | #define CONFIG_CMD_REGINFO |
316 | #define CONFIG_CMD_SNTP | |
e6f2e902 MB |
317 | |
318 | #if defined(CONFIG_PCI) | |
2694690e | 319 | #define CONFIG_CMD_PCI |
e6f2e902 MB |
320 | #endif |
321 | ||
6d0f6bcf | 322 | #if defined(CONFIG_SYS_RAMBOOT) |
bdab39d3 | 323 | #undef CONFIG_CMD_SAVEENV |
2694690e | 324 | #undef CONFIG_CMD_LOADS |
e6f2e902 MB |
325 | #endif |
326 | ||
e6f2e902 MB |
327 | /* |
328 | * Miscellaneous configurable options | |
329 | */ | |
6d0f6bcf JCPV |
330 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
331 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
332 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
e6f2e902 | 333 | |
2751a95a | 334 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
6d0f6bcf JCPV |
335 | #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */ |
336 | #ifdef CONFIG_SYS_HUSH_PARSER | |
337 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
2751a95a WD |
338 | #endif |
339 | ||
2694690e | 340 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 341 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
e6f2e902 | 342 | #else |
6d0f6bcf | 343 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
e6f2e902 MB |
344 | #endif |
345 | ||
6d0f6bcf JCPV |
346 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
347 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
348 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
349 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
e6f2e902 MB |
350 | |
351 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
352 | ||
4681e673 WD |
353 | /* pass open firmware flat tree */ |
354 | #define CONFIG_OF_LIBFDT 1 | |
355 | #define CONFIG_OF_BOARD_SETUP 1 | |
356 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
357 | ||
e6f2e902 MB |
358 | /* |
359 | * For booting Linux, the board info and command line data | |
360 | * have to be in the first 8 MB of memory, since this is | |
361 | * the maximum mapped by the Linux kernel during initialization. | |
362 | */ | |
6d0f6bcf | 363 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/ |
e6f2e902 | 364 | |
6d0f6bcf | 365 | #define CONFIG_SYS_HRCW_LOW (\ |
e6f2e902 MB |
366 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
367 | HRCWL_DDR_TO_SCB_CLK_1X1 |\ | |
368 | HRCWL_CSB_TO_CLKIN_4X1 |\ | |
369 | HRCWL_VCO_1X2 |\ | |
370 | HRCWL_CORE_TO_CSB_2X1) | |
371 | ||
372 | #if defined(PCI_64BIT) | |
6d0f6bcf | 373 | #define CONFIG_SYS_HRCW_HIGH (\ |
e6f2e902 MB |
374 | HRCWH_PCI_HOST |\ |
375 | HRCWH_64_BIT_PCI |\ | |
376 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
377 | HRCWH_PCI2_ARBITER_DISABLE |\ | |
378 | HRCWH_CORE_ENABLE |\ | |
379 | HRCWH_FROM_0X00000100 |\ | |
380 | HRCWH_BOOTSEQ_DISABLE |\ | |
381 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
382 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
383 | HRCWH_TSEC1M_IN_GMII |\ | |
384 | HRCWH_TSEC2M_IN_GMII ) | |
385 | #else | |
6d0f6bcf | 386 | #define CONFIG_SYS_HRCW_HIGH (\ |
e6f2e902 MB |
387 | HRCWH_PCI_HOST |\ |
388 | HRCWH_32_BIT_PCI |\ | |
389 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
6902df56 | 390 | HRCWH_PCI2_ARBITER_DISABLE |\ |
e6f2e902 MB |
391 | HRCWH_CORE_ENABLE |\ |
392 | HRCWH_FROM_0X00000100 |\ | |
393 | HRCWH_BOOTSEQ_DISABLE |\ | |
394 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
395 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
396 | HRCWH_TSEC1M_IN_GMII |\ | |
397 | HRCWH_TSEC2M_IN_GMII ) | |
398 | #endif | |
399 | ||
9260a561 | 400 | /* System IO Config */ |
3c9b1ee1 | 401 | #define CONFIG_SYS_SICRH 0 |
6d0f6bcf | 402 | #define CONFIG_SYS_SICRL SICRL_LDP_A |
9260a561 | 403 | |
e6f2e902 | 404 | /* i-cache and d-cache disabled */ |
6d0f6bcf JCPV |
405 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
406 | #define CONFIG_SYS_HID0_FINAL CONFIG_SYS_HID0_INIT | |
407 | #define CONFIG_SYS_HID2 HID2_HBE | |
e6f2e902 | 408 | |
31d82672 BB |
409 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
410 | ||
2688e2f9 | 411 | /* DDR 0 - 512M */ |
6d0f6bcf JCPV |
412 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
413 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
414 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_SDRAM_BASE + 0x10000000 | BATL_PP_10 | BATL_MEMCOHERENCE) | |
415 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_SDRAM_BASE + 0x10000000 | BATU_BL_256M | BATU_VS | BATU_VP) | |
2688e2f9 KG |
416 | |
417 | /* stack in DCACHE @ 512M (no backing mem) */ | |
6d0f6bcf JCPV |
418 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE) |
419 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
2688e2f9 KG |
420 | |
421 | /* PCI */ | |
6fe16a87 | 422 | #ifdef CONFIG_PCI |
6d0f6bcf JCPV |
423 | #define CONFIG_SYS_IBAT3L (CONFIG_SYS_PCI1_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
424 | #define CONFIG_SYS_IBAT3U (CONFIG_SYS_PCI1_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
9993e196 KP |
425 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI1_MMIO_BASE | BATL_PP_10 | BATL_MEMCOHERENCE | BATL_GUARDEDSTORAGE) |
426 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_PCI1_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
6d0f6bcf | 427 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_PCI1_IO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
9993e196 | 428 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_PCI1_IO_BASE | BATU_BL_16M | BATU_VS | BATU_VP) |
6fe16a87 | 429 | #else |
6d0f6bcf JCPV |
430 | #define CONFIG_SYS_IBAT3L (0) |
431 | #define CONFIG_SYS_IBAT3U (0) | |
432 | #define CONFIG_SYS_IBAT4L (0) | |
433 | #define CONFIG_SYS_IBAT4U (0) | |
434 | #define CONFIG_SYS_IBAT5L (0) | |
435 | #define CONFIG_SYS_IBAT5U (0) | |
6fe16a87 | 436 | #endif |
2688e2f9 KG |
437 | |
438 | /* IMMRBAR */ | |
6d0f6bcf JCPV |
439 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_IMMR | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
440 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_IMMR | BATU_BL_1M | BATU_VS | BATU_VP) | |
2688e2f9 KG |
441 | |
442 | /* FLASH */ | |
6d0f6bcf JCPV |
443 | #define CONFIG_SYS_IBAT7L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
444 | #define CONFIG_SYS_IBAT7U (CONFIG_SYS_FLASH_BASE | BATU_BL_256M | BATU_VS | BATU_VP) | |
445 | ||
446 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
447 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
448 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
449 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
450 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L | |
451 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
452 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
453 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
454 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L | |
455 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
456 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
457 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
458 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
459 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
460 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
461 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
2688e2f9 | 462 | |
e6f2e902 MB |
463 | /* |
464 | * Internal Definitions | |
465 | * | |
466 | * Boot Flags | |
467 | */ | |
468 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
469 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
470 | ||
2694690e | 471 | #if defined(CONFIG_CMD_KGDB) |
e6f2e902 MB |
472 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ |
473 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
474 | #endif | |
475 | ||
476 | /* | |
477 | * Environment Configuration | |
478 | */ | |
479 | ||
b931b3a9 | 480 | #define CONFIG_LOADADDR 400000 /* default location for tftp and bootm */ |
e6f2e902 MB |
481 | |
482 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ | |
483 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
484 | ||
485 | #define CONFIG_BAUDRATE 115200 | |
486 | ||
487 | #define CONFIG_PREBOOT "echo;" \ | |
32bf3d14 | 488 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
e6f2e902 MB |
489 | "echo" |
490 | ||
491 | #undef CONFIG_BOOTARGS | |
492 | ||
493 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
494 | "netdev=eth0\0" \ | |
b931b3a9 | 495 | "hostname=tqm834x\0" \ |
e6f2e902 | 496 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
fe126d8b | 497 | "nfsroot=${serverip}:${rootpath}\0" \ |
e6f2e902 | 498 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
fe126d8b WD |
499 | "addip=setenv bootargs ${bootargs} " \ |
500 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
501 | ":${hostname}:${netdev}:off panic=1\0" \ | |
4681e673 WD |
502 | "addcons=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\ |
503 | "flash_nfs_old=run nfsargs addip addcons;" \ | |
fe126d8b | 504 | "bootm ${kernel_addr}\0" \ |
4681e673 WD |
505 | "flash_nfs=run nfsargs addip addcons;" \ |
506 | "bootm ${kernel_addr} - ${fdt_addr}\0" \ | |
507 | "flash_self_old=run ramargs addip addcons;" \ | |
fe126d8b | 508 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
4681e673 WD |
509 | "flash_self=run ramargs addip addcons;" \ |
510 | "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \ | |
511 | "net_nfs_old=tftp 400000 ${bootfile};" \ | |
512 | "run nfsargs addip addcons;bootm\0" \ | |
513 | "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \ | |
514 | "tftp ${fdt_addr_r} ${fdt_file}; " \ | |
515 | "run nfsargs addip addcons; " \ | |
516 | "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \ | |
e6f2e902 | 517 | "rootpath=/opt/eldk/ppc_6xx\0" \ |
4681e673 WD |
518 | "bootfile=tqm834x/uImage\0" \ |
519 | "fdtfile=tqm834x/tqm834x.dtb\0" \ | |
520 | "kernel_addr_r=400000\0" \ | |
521 | "fdt_addr_r=600000\0" \ | |
522 | "ramdisk_addr_r=800000\0" \ | |
523 | "kernel_addr=800C0000\0" \ | |
524 | "fdt_addr=800A0000\0" \ | |
525 | "ramdisk_addr=80300000\0" \ | |
526 | "u-boot=tqm834x/u-boot.bin\0" \ | |
527 | "load=tftp 200000 ${u-boot}\0" \ | |
528 | "update=protect off 80000000 +${filesize};" \ | |
529 | "era 80000000 +${filesize};" \ | |
530 | "cp.b 200000 80000000 ${filesize}\0" \ | |
d8ab58b2 | 531 | "upd=run load update\0" \ |
e6f2e902 MB |
532 | "" |
533 | ||
534 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
535 | ||
536 | /* | |
537 | * JFFS2 partitions | |
538 | */ | |
539 | /* mtdparts command line support */ | |
68d7d651 | 540 | #define CONFIG_CMD_MTDPARTS |
942556a9 SR |
541 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
542 | #define CONFIG_FLASH_CFI_MTD | |
e6f2e902 MB |
543 | #define MTDIDS_DEFAULT "nor0=TQM834x-0" |
544 | ||
545 | /* default mtd partition table */ | |
a877004d | 546 | #define MTDPARTS_DEFAULT "mtdparts=TQM834x-0:256k(u-boot),256k(env),"\ |
e6f2e902 MB |
547 | "1m(kernel),2m(initrd),"\ |
548 | "-(user);"\ | |
549 | ||
550 | #endif /* __CONFIG_H */ |