]>
Commit | Line | Data |
---|---|---|
d4ca31c4 | 1 | /* |
414eec35 | 2 | * (C) Copyright 2000-2005 |
d4ca31c4 WD |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
c178d3da | 15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
d4ca31c4 WD |
16 | * GNU General Public License for more details. |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /* | |
25 | * board/config.h - configuration options, board specific | |
26 | */ | |
27 | ||
28 | #ifndef __CONFIG_H | |
29 | #define __CONFIG_H | |
30 | ||
31 | /* | |
32 | * High Level Configuration Options | |
33 | * (easy to change) | |
34 | */ | |
35 | ||
36 | #define CONFIG_MPC866 1 /* This is a MPC866 CPU */ | |
37 | #define CONFIG_TQM866M 1 /* ...on a TQM8xxM module */ | |
38 | ||
66ca92a5 WD |
39 | #define CONFIG_8xx_OSCLK 10000000 /* 10 MHz - PLL input clock */ |
40 | #define CFG_8xx_CPUCLK_MIN 15000000 /* 15 MHz - CPU minimum clock */ | |
41 | #define CFG_8xx_CPUCLK_MAX 133000000 /* 133 MHz - CPU maximum clock */ | |
42 | #define CONFIG_8xx_CPUCLK_DEFAULT 50000000 /* 50 MHz - CPU default clock */ | |
c178d3da WD |
43 | /* (it will be used if there is no */ |
44 | /* 'cpuclk' variable with valid value) */ | |
d4ca31c4 | 45 | |
75d1ea7f WD |
46 | #undef CFG_MEASURE_CPUCLK /* Measure real cpu clock */ |
47 | /* (function measure_gclk() */ | |
48 | /* will be called) */ | |
49 | #ifdef CFG_MEASURE_CPUCLK | |
50 | #define CFG_8XX_XIN 10000000 /* measure_gclk() needs this */ | |
51 | #endif | |
52 | ||
c178d3da | 53 | #define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */ |
d4ca31c4 WD |
54 | |
55 | #define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */ | |
56 | ||
c178d3da | 57 | #define CONFIG_BOOTCOUNT_LIMIT |
d4ca31c4 WD |
58 | |
59 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
60 | ||
61 | #define CONFIG_BOARD_TYPES 1 /* support board types */ | |
62 | ||
c178d3da | 63 | #define CONFIG_PREBOOT "echo;" \ |
32bf3d14 | 64 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
d4ca31c4 WD |
65 | "echo" |
66 | ||
67 | #undef CONFIG_BOOTARGS | |
68 | ||
c178d3da | 69 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
d4ca31c4 WD |
70 | "netdev=eth0\0" \ |
71 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
fe126d8b | 72 | "nfsroot=${serverip}:${rootpath}\0" \ |
d4ca31c4 | 73 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
fe126d8b WD |
74 | "addip=setenv bootargs ${bootargs} " \ |
75 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
76 | ":${hostname}:${netdev}:off panic=1\0" \ | |
d4ca31c4 | 77 | "flash_nfs=run nfsargs addip;" \ |
fe126d8b | 78 | "bootm ${kernel_addr}\0" \ |
d4ca31c4 | 79 | "flash_self=run ramargs addip;" \ |
fe126d8b WD |
80 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
81 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \ | |
d4ca31c4 | 82 | "rootpath=/opt/eldk/ppc_8xx\0" \ |
29f8f58f WD |
83 | "hostname=TQM866M\0" \ |
84 | "bootfile=TQM866M/uImage\0" \ | |
9ef57bbe MK |
85 | "fdt_addr=400C0000\0" \ |
86 | "kernel_addr=40100000\0" \ | |
eb6da805 | 87 | "ramdisk_addr=40280000\0" \ |
29f8f58f | 88 | "u-boot=TQM866M/u-image.bin\0" \ |
9ef57bbe | 89 | "load=tftp 200000 ${u-boot}\0" \ |
29f8f58f WD |
90 | "update=prot off 40000000 +${filesize};" \ |
91 | "era 40000000 +${filesize};" \ | |
9ef57bbe | 92 | "cp.b 200000 40000000 ${filesize};" \ |
29f8f58f | 93 | "sete filesize;save\0" \ |
d4ca31c4 WD |
94 | "" |
95 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
96 | ||
97 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
98 | #undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */ | |
99 | ||
100 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
101 | ||
c178d3da | 102 | #define CONFIG_STATUS_LED 1 /* Status LED enabled */ |
d4ca31c4 WD |
103 | |
104 | #undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */ | |
105 | ||
106 | /* enable I2C and select the hardware/software driver */ | |
107 | #undef CONFIG_HARD_I2C /* I2C with hardware support */ | |
c178d3da | 108 | #define CONFIG_SOFT_I2C 1 /* I2C bit-banged */ |
d4ca31c4 WD |
109 | |
110 | #define CFG_I2C_SPEED 93000 /* 93 kHz is supposed to work */ | |
111 | #define CFG_I2C_SLAVE 0xFE | |
112 | ||
113 | #ifdef CONFIG_SOFT_I2C | |
114 | /* | |
115 | * Software (bit-bang) I2C driver configuration | |
116 | */ | |
117 | #define PB_SCL 0x00000020 /* PB 26 */ | |
118 | #define PB_SDA 0x00000010 /* PB 27 */ | |
119 | ||
120 | #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL) | |
121 | #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA) | |
122 | #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA) | |
123 | #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0) | |
124 | #define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \ | |
c178d3da | 125 | else immr->im_cpm.cp_pbdat &= ~PB_SDA |
d4ca31c4 | 126 | #define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \ |
c178d3da | 127 | else immr->im_cpm.cp_pbdat &= ~PB_SCL |
d4ca31c4 WD |
128 | #define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */ |
129 | #endif /* CONFIG_SOFT_I2C */ | |
130 | ||
131 | #define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM AT24C256 */ | |
c178d3da | 132 | #define CFG_I2C_EEPROM_ADDR_LEN 2 /* two byte address */ |
d4ca31c4 WD |
133 | #define CFG_EEPROM_PAGE_WRITE_BITS 4 |
134 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ | |
135 | ||
37d4bb70 JL |
136 | /* |
137 | * BOOTP options | |
138 | */ | |
139 | #define CONFIG_BOOTP_SUBNETMASK | |
140 | #define CONFIG_BOOTP_GATEWAY | |
141 | #define CONFIG_BOOTP_HOSTNAME | |
142 | #define CONFIG_BOOTP_BOOTPATH | |
143 | #define CONFIG_BOOTP_BOOTFILESIZE | |
144 | ||
d4ca31c4 WD |
145 | |
146 | #define CONFIG_MAC_PARTITION | |
147 | #define CONFIG_DOS_PARTITION | |
148 | ||
a6cccaea WD |
149 | #undef CONFIG_RTC_MPC8xx /* MPC866 does not support RTC */ |
150 | ||
151 | #define CONFIG_TIMESTAMP /* but print image timestmps */ | |
d4ca31c4 | 152 | |
d4ca31c4 | 153 | |
2694690e JL |
154 | /* |
155 | * Command line configuration. | |
156 | */ | |
157 | #include <config_cmd_default.h> | |
158 | ||
159 | #define CONFIG_CMD_ASKENV | |
160 | #define CONFIG_CMD_DHCP | |
161 | #define CONFIG_CMD_EEPROM | |
29f8f58f | 162 | #define CONFIG_CMD_ELF |
2694690e | 163 | #define CONFIG_CMD_IDE |
29f8f58f | 164 | #define CONFIG_CMD_JFFS2 |
2694690e | 165 | #define CONFIG_CMD_NFS |
29f8f58f WD |
166 | #define CONFIG_CMD_SNTP |
167 | ||
168 | ||
169 | #define CONFIG_NETCONSOLE | |
2694690e | 170 | |
d4ca31c4 WD |
171 | |
172 | /* | |
173 | * Miscellaneous configurable options | |
174 | */ | |
c178d3da WD |
175 | #define CFG_LONGHELP /* undef to save memory */ |
176 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
d4ca31c4 | 177 | |
2751a95a WD |
178 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
179 | #define CFG_HUSH_PARSER 1 /* Use the HUSH parser */ | |
d4ca31c4 | 180 | #ifdef CFG_HUSH_PARSER |
2751a95a | 181 | #define CFG_PROMPT_HUSH_PS2 "> " |
d4ca31c4 WD |
182 | #endif |
183 | ||
2694690e | 184 | #if defined(CONFIG_CMD_KGDB) |
c178d3da | 185 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
d4ca31c4 | 186 | #else |
c178d3da | 187 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
d4ca31c4 | 188 | #endif |
c178d3da WD |
189 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
190 | #define CFG_MAXARGS 16 /* max number of command args */ | |
d4ca31c4 WD |
191 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
192 | ||
193 | #define CFG_MEMTEST_START 0x0400000 /* memtest works on */ | |
194 | #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
195 | ||
c178d3da | 196 | #define CFG_LOAD_ADDR 0x100000 /* default load address */ |
d4ca31c4 | 197 | |
c178d3da | 198 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ |
d4ca31c4 WD |
199 | |
200 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } | |
201 | ||
202 | /* | |
203 | * Low Level Configuration Settings | |
204 | * (address mappings, register initial values, etc.) | |
205 | * You should know what you are doing if you make changes here. | |
206 | */ | |
207 | /*----------------------------------------------------------------------- | |
208 | * Internal Memory Mapped Register | |
209 | */ | |
210 | #define CFG_IMMR 0xFFF00000 | |
211 | ||
212 | /*----------------------------------------------------------------------- | |
213 | * Definitions for initial stack pointer and data area (in DPRAM) | |
214 | */ | |
215 | #define CFG_INIT_RAM_ADDR CFG_IMMR | |
c178d3da WD |
216 | #define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */ |
217 | #define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */ | |
d4ca31c4 | 218 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
c178d3da | 219 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
d4ca31c4 WD |
220 | |
221 | /*----------------------------------------------------------------------- | |
222 | * Start addresses for the final memory configuration | |
223 | * (Set up by the startup code) | |
224 | * Please note that CFG_SDRAM_BASE _must_ start at 0 | |
225 | */ | |
c178d3da | 226 | #define CFG_SDRAM_BASE 0x00000000 |
d4ca31c4 | 227 | #define CFG_FLASH_BASE 0x40000000 |
c178d3da | 228 | #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ |
d4ca31c4 | 229 | #define CFG_MONITOR_BASE CFG_FLASH_BASE |
9ef57bbe | 230 | #define CFG_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc() */ |
d4ca31c4 WD |
231 | |
232 | /* | |
233 | * For booting Linux, the board info and command line data | |
234 | * have to be in the first 8 MB of memory, since this is | |
235 | * the maximum mapped by the Linux kernel during initialization. | |
236 | */ | |
c178d3da | 237 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
d4ca31c4 WD |
238 | |
239 | /*----------------------------------------------------------------------- | |
240 | * FLASH organization | |
241 | */ | |
e318d9e9 MK |
242 | /* use CFI flash driver */ |
243 | #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ | |
244 | #define CFG_FLASH_CFI_DRIVER 1 /* Use the common driver */ | |
245 | #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE } | |
246 | #define CFG_FLASH_EMPTY_INFO | |
247 | #define CFG_FLASH_USE_BUFFER_WRITE 1 | |
248 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
249 | #define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
d4ca31c4 | 250 | |
c178d3da WD |
251 | #define CFG_ENV_IS_IN_FLASH 1 |
252 | #define CFG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */ | |
253 | #define CFG_ENV_SIZE 0x08000 /* Total Size of Environment Sector */ | |
9ef57bbe | 254 | #define CFG_ENV_SECT_SIZE 0x40000 /* Total Size of Environment Sector */ |
d4ca31c4 WD |
255 | |
256 | /* Address and size of Redundant Environment Sector */ | |
257 | #define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET+CFG_ENV_SECT_SIZE) | |
258 | #define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE) | |
259 | ||
67c31036 WD |
260 | #define CFG_USE_PPCENV /* Environment embedded in sect .ppcenv */ |
261 | ||
29f8f58f WD |
262 | /*----------------------------------------------------------------------- |
263 | * Dynamic MTD partition support | |
264 | */ | |
265 | #define CONFIG_JFFS2_CMDLINE | |
266 | #define MTDIDS_DEFAULT "nor0=TQM8xxM-0" | |
267 | ||
268 | #define MTDPARTS_DEFAULT "mtdparts=TQM8xxM-0:512k(u-boot)," \ | |
269 | "128k(dtb)," \ | |
270 | "1920k(kernel)," \ | |
271 | "5632(rootfs)," \ | |
272 | "4m(data)" | |
273 | ||
d4ca31c4 WD |
274 | /*----------------------------------------------------------------------- |
275 | * Hardware Information Block | |
276 | */ | |
277 | #define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */ | |
c178d3da | 278 | #define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */ |
d4ca31c4 WD |
279 | #define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */ |
280 | ||
281 | /*----------------------------------------------------------------------- | |
282 | * Cache Configuration | |
283 | */ | |
284 | #define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ | |
2694690e | 285 | #if defined(CONFIG_CMD_KGDB) |
d4ca31c4 WD |
286 | #define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */ |
287 | #endif | |
288 | ||
289 | /*----------------------------------------------------------------------- | |
290 | * SYPCR - System Protection Control 11-9 | |
291 | * SYPCR can only be written once after reset! | |
292 | *----------------------------------------------------------------------- | |
293 | * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze | |
294 | */ | |
295 | #if defined(CONFIG_WATCHDOG) | |
296 | #define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ | |
297 | SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP) | |
298 | #else | |
299 | #define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP) | |
300 | #endif | |
301 | ||
302 | /*----------------------------------------------------------------------- | |
303 | * SIUMCR - SIU Module Configuration 11-6 | |
304 | *----------------------------------------------------------------------- | |
305 | * PCMCIA config., multi-function pin tri-state | |
306 | */ | |
c178d3da | 307 | #ifndef CONFIG_CAN_DRIVER |
d4ca31c4 WD |
308 | #define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
309 | #else /* we must activate GPL5 in the SIUMCR for CAN */ | |
310 | #define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01) | |
311 | #endif /* CONFIG_CAN_DRIVER */ | |
312 | ||
313 | /*----------------------------------------------------------------------- | |
314 | * TBSCR - Time Base Status and Control 11-26 | |
315 | *----------------------------------------------------------------------- | |
316 | * Clear Reference Interrupt Status, Timebase freezing enabled | |
317 | */ | |
318 | #define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF) | |
319 | ||
d4ca31c4 WD |
320 | /*----------------------------------------------------------------------- |
321 | * PISCR - Periodic Interrupt Status and Control 11-31 | |
322 | *----------------------------------------------------------------------- | |
323 | * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled | |
324 | */ | |
325 | #define CFG_PISCR (PISCR_PS | PISCR_PITF) | |
326 | ||
d4ca31c4 WD |
327 | /*----------------------------------------------------------------------- |
328 | * SCCR - System Clock and reset Control Register 15-27 | |
329 | *----------------------------------------------------------------------- | |
330 | * Set clock output, timebase and RTC source and divider, | |
331 | * power management and some other internal clocks | |
332 | */ | |
333 | #define SCCR_MASK SCCR_EBDF11 | |
c178d3da | 334 | #define CFG_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ |
d4ca31c4 WD |
335 | SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ |
336 | SCCR_DFALCD00) | |
d4ca31c4 WD |
337 | |
338 | /*----------------------------------------------------------------------- | |
339 | * PCMCIA stuff | |
340 | *----------------------------------------------------------------------- | |
341 | * | |
342 | */ | |
343 | #define CFG_PCMCIA_MEM_ADDR (0xE0000000) | |
344 | #define CFG_PCMCIA_MEM_SIZE ( 64 << 20 ) | |
345 | #define CFG_PCMCIA_DMA_ADDR (0xE4000000) | |
346 | #define CFG_PCMCIA_DMA_SIZE ( 64 << 20 ) | |
347 | #define CFG_PCMCIA_ATTRB_ADDR (0xE8000000) | |
348 | #define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 ) | |
349 | #define CFG_PCMCIA_IO_ADDR (0xEC000000) | |
350 | #define CFG_PCMCIA_IO_SIZE ( 64 << 20 ) | |
351 | ||
352 | /*----------------------------------------------------------------------- | |
353 | * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter) | |
354 | *----------------------------------------------------------------------- | |
355 | */ | |
356 | ||
c178d3da | 357 | #define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */ |
d4ca31c4 | 358 | |
c178d3da WD |
359 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ |
360 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
d4ca31c4 WD |
361 | #undef CONFIG_IDE_RESET /* reset for ide not supported */ |
362 | ||
363 | #define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */ | |
364 | #define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
365 | ||
366 | #define CFG_ATA_IDE0_OFFSET 0x0000 | |
367 | ||
368 | #define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR | |
369 | ||
370 | /* Offset for data I/O */ | |
371 | #define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320) | |
372 | ||
373 | /* Offset for normal register accesses */ | |
374 | #define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320) | |
375 | ||
376 | /* Offset for alternate registers */ | |
377 | #define CFG_ATA_ALT_OFFSET 0x0100 | |
378 | ||
379 | /*----------------------------------------------------------------------- | |
380 | * | |
381 | *----------------------------------------------------------------------- | |
382 | * | |
383 | */ | |
c178d3da | 384 | #define CFG_DER 0 |
d4ca31c4 WD |
385 | |
386 | /* | |
387 | * Init Memory Controller: | |
388 | * | |
389 | * BR0/1 and OR0/1 (FLASH) | |
390 | */ | |
391 | ||
392 | #define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */ | |
393 | #define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */ | |
394 | ||
395 | /* used to re-map FLASH both when starting from SRAM or FLASH: | |
396 | * restrict access enough to keep SRAM working (if any) | |
397 | * but not too much to meddle with FLASH accesses | |
398 | */ | |
399 | #define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */ | |
400 | #define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */ | |
401 | ||
402 | /* | |
c178d3da | 403 | * FLASH timing: Default value of OR0 after reset |
d4ca31c4 | 404 | */ |
c178d3da WD |
405 | #define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_MSK | OR_BI | \ |
406 | OR_SCY_15_CLK | OR_TRLX) | |
d4ca31c4 WD |
407 | |
408 | #define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH) | |
409 | #define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH) | |
410 | #define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V ) | |
411 | ||
412 | #define CFG_OR1_REMAP CFG_OR0_REMAP | |
413 | #define CFG_OR1_PRELIM CFG_OR0_PRELIM | |
414 | #define CFG_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V ) | |
415 | ||
416 | /* | |
417 | * BR2/3 and OR2/3 (SDRAM) | |
418 | * | |
419 | */ | |
420 | #define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */ | |
421 | #define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */ | |
c178d3da | 422 | #define SDRAM_MAX_SIZE (256 << 20) /* max 256 MB per bank */ |
d4ca31c4 WD |
423 | |
424 | /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */ | |
425 | #define CFG_OR_TIMING_SDRAM 0x00000A00 | |
426 | ||
427 | #define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM ) | |
428 | #define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
429 | ||
c178d3da WD |
430 | #ifndef CONFIG_CAN_DRIVER |
431 | #define CFG_OR3_PRELIM CFG_OR2_PRELIM | |
d4ca31c4 WD |
432 | #define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) |
433 | #else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */ | |
c178d3da | 434 | #define CFG_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */ |
d4ca31c4 WD |
435 | #define CFG_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */ |
436 | #define CFG_OR3_CAN (CFG_CAN_OR_AM | OR_G5LA | OR_BI) | |
437 | #define CFG_BR3_CAN ((CFG_CAN_BASE & BR_BA_MSK) | \ | |
438 | BR_PS_8 | BR_MS_UPMB | BR_V ) | |
439 | #endif /* CONFIG_CAN_DRIVER */ | |
440 | ||
c178d3da | 441 | /* |
c178d3da WD |
442 | * 4096 Rows from SDRAM example configuration |
443 | * 1000 factor s -> ms | |
444 | * 64 PTP (pre-divider from MPTPR) from SDRAM example configuration | |
445 | * 4 Number of refresh cycles per period | |
446 | * 64 Refresh cycle in ms per number of rows | |
447 | */ | |
66ca92a5 | 448 | #define CFG_PTA_PER_CLK ((4096 * 64 * 1000) / (4 * 64)) |
c178d3da | 449 | |
d4ca31c4 | 450 | /* |
d43e489b MK |
451 | * Periodic timer (MAMR[PTx]) for 4 * 7.8 us refresh (= 31.2 us per quad) |
452 | * | |
453 | * CPUclock(MHz) * 31.2 | |
454 | * CFG_MAMR_PTA = ----------------------------------- with DFBRG = 0 | |
455 | * 2^(2*SCCR[DFBRG]) * MPTPR_PTP_DIV16 | |
456 | * | |
457 | * CPU clock = 15 MHz: CFG_MAMR_PTA = 29 -> 4 * 7.73 us | |
458 | * CPU clock = 50 MHz: CFG_MAMR_PTA = 97 -> 4 * 7.76 us | |
459 | * CPU clock = 66 MHz: CFG_MAMR_PTA = 128 -> 4 * 7.75 us | |
460 | * CPU clock = 133 MHz: CFG_MAMR_PTA = 255 -> 4 * 7.67 us | |
461 | * | |
462 | * Value 97 is for 4 * 7.8 us at 50 MHz. So the refresh cycle requirement will | |
463 | * be met also in the default configuration, i.e. if environment variable | |
464 | * 'cpuclk' is not set. | |
d4ca31c4 | 465 | */ |
d43e489b | 466 | #define CFG_MAMR_PTA 97 |
d4ca31c4 WD |
467 | |
468 | /* | |
d43e489b | 469 | * Memory Periodic Timer Prescaler Register (MPTPR) values. |
d4ca31c4 | 470 | */ |
d43e489b MK |
471 | /* 4 * 7.8 us refresh (= 31.2 us per quad) at 50 MHz and PTA = 97 */ |
472 | #define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 | |
473 | /* 4 * 3.9 us refresh (= 15.6 us per quad) at 50 MHz and PTA = 97 */ | |
474 | #define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 | |
d4ca31c4 WD |
475 | |
476 | /* | |
477 | * MAMR settings for SDRAM | |
478 | */ | |
479 | ||
480 | /* 8 column SDRAM */ | |
481 | #define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ | |
482 | MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \ | |
483 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
484 | /* 9 column SDRAM */ | |
485 | #define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ | |
486 | MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \ | |
487 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
c178d3da WD |
488 | /* 10 column SDRAM */ |
489 | #define CFG_MAMR_10COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ | |
490 | MAMR_AMA_TYPE_2 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A9 | \ | |
491 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
d4ca31c4 WD |
492 | |
493 | /* | |
494 | * Internal Definitions | |
495 | * | |
496 | * Boot Flags | |
497 | */ | |
c178d3da | 498 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ |
d4ca31c4 WD |
499 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
500 | ||
501 | #define CONFIG_SCC1_ENET | |
502 | #define CONFIG_FEC_ENET | |
503 | #define CONFIG_ETHPRIME "SCC ETHERNET" | |
504 | ||
505 | #endif /* __CONFIG_H */ |