]>
Commit | Line | Data |
---|---|---|
d4ca31c4 | 1 | /* |
7c803be2 | 2 | * (C) Copyright 2000-2008 |
d4ca31c4 WD |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
d4ca31c4 WD |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
15 | /* | |
16 | * High Level Configuration Options | |
17 | * (easy to change) | |
18 | */ | |
19 | ||
20 | #define CONFIG_MPC866 1 /* This is a MPC866 CPU */ | |
21 | #define CONFIG_TQM866M 1 /* ...on a TQM8xxM module */ | |
22 | ||
2ae18241 WD |
23 | #define CONFIG_SYS_TEXT_BASE 0x40000000 |
24 | ||
66ca92a5 | 25 | #define CONFIG_8xx_OSCLK 10000000 /* 10 MHz - PLL input clock */ |
6d0f6bcf JCPV |
26 | #define CONFIG_SYS_8xx_CPUCLK_MIN 15000000 /* 15 MHz - CPU minimum clock */ |
27 | #define CONFIG_SYS_8xx_CPUCLK_MAX 133000000 /* 133 MHz - CPU maximum clock */ | |
66ca92a5 | 28 | #define CONFIG_8xx_CPUCLK_DEFAULT 50000000 /* 50 MHz - CPU default clock */ |
c178d3da WD |
29 | /* (it will be used if there is no */ |
30 | /* 'cpuclk' variable with valid value) */ | |
d4ca31c4 | 31 | |
6d0f6bcf | 32 | #undef CONFIG_SYS_MEASURE_CPUCLK /* Measure real cpu clock */ |
75d1ea7f WD |
33 | /* (function measure_gclk() */ |
34 | /* will be called) */ | |
6d0f6bcf JCPV |
35 | #ifdef CONFIG_SYS_MEASURE_CPUCLK |
36 | #define CONFIG_SYS_8XX_XIN 10000000 /* measure_gclk() needs this */ | |
75d1ea7f WD |
37 | #endif |
38 | ||
c178d3da | 39 | #define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */ |
3cb7a480 WD |
40 | #define CONFIG_SYS_SMC_RXBUFLEN 128 |
41 | #define CONFIG_SYS_MAXIDLE 10 | |
d4ca31c4 WD |
42 | #define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */ |
43 | ||
c178d3da | 44 | #define CONFIG_BOOTCOUNT_LIMIT |
d4ca31c4 WD |
45 | |
46 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
47 | ||
48 | #define CONFIG_BOARD_TYPES 1 /* support board types */ | |
49 | ||
c178d3da | 50 | #define CONFIG_PREBOOT "echo;" \ |
32bf3d14 | 51 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
d4ca31c4 WD |
52 | "echo" |
53 | ||
54 | #undef CONFIG_BOOTARGS | |
55 | ||
c178d3da | 56 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
d4ca31c4 WD |
57 | "netdev=eth0\0" \ |
58 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
fe126d8b | 59 | "nfsroot=${serverip}:${rootpath}\0" \ |
d4ca31c4 | 60 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
fe126d8b WD |
61 | "addip=setenv bootargs ${bootargs} " \ |
62 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
63 | ":${hostname}:${netdev}:off panic=1\0" \ | |
d4ca31c4 | 64 | "flash_nfs=run nfsargs addip;" \ |
fe126d8b | 65 | "bootm ${kernel_addr}\0" \ |
d4ca31c4 | 66 | "flash_self=run ramargs addip;" \ |
fe126d8b WD |
67 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
68 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \ | |
d4ca31c4 | 69 | "rootpath=/opt/eldk/ppc_8xx\0" \ |
29f8f58f WD |
70 | "hostname=TQM866M\0" \ |
71 | "bootfile=TQM866M/uImage\0" \ | |
9ef57bbe MK |
72 | "fdt_addr=400C0000\0" \ |
73 | "kernel_addr=40100000\0" \ | |
eb6da805 | 74 | "ramdisk_addr=40280000\0" \ |
29f8f58f | 75 | "u-boot=TQM866M/u-image.bin\0" \ |
9ef57bbe | 76 | "load=tftp 200000 ${u-boot}\0" \ |
29f8f58f WD |
77 | "update=prot off 40000000 +${filesize};" \ |
78 | "era 40000000 +${filesize};" \ | |
9ef57bbe | 79 | "cp.b 200000 40000000 ${filesize};" \ |
29f8f58f | 80 | "sete filesize;save\0" \ |
d4ca31c4 WD |
81 | "" |
82 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
83 | ||
84 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 85 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */ |
d4ca31c4 WD |
86 | |
87 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
88 | ||
c178d3da | 89 | #define CONFIG_STATUS_LED 1 /* Status LED enabled */ |
d4ca31c4 WD |
90 | |
91 | #undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */ | |
92 | ||
93 | /* enable I2C and select the hardware/software driver */ | |
ea818dbb HS |
94 | #define CONFIG_SYS_I2C |
95 | #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ | |
96 | #define CONFIG_SYS_I2C_SOFT_SPEED 93000 /* 93 kHz is supposed to work */ | |
97 | #define CONFIG_SYS_I2C_SOFT_SLAVE 0xFE | |
d4ca31c4 | 98 | |
d4ca31c4 WD |
99 | /* |
100 | * Software (bit-bang) I2C driver configuration | |
101 | */ | |
102 | #define PB_SCL 0x00000020 /* PB 26 */ | |
103 | #define PB_SDA 0x00000010 /* PB 27 */ | |
104 | ||
105 | #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL) | |
106 | #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA) | |
107 | #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA) | |
108 | #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0) | |
109 | #define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \ | |
c178d3da | 110 | else immr->im_cpm.cp_pbdat &= ~PB_SDA |
d4ca31c4 | 111 | #define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \ |
c178d3da | 112 | else immr->im_cpm.cp_pbdat &= ~PB_SCL |
d4ca31c4 | 113 | #define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */ |
d4ca31c4 | 114 | |
6d0f6bcf JCPV |
115 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM AT24C256 */ |
116 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* two byte address */ | |
117 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 | |
118 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ | |
d4ca31c4 | 119 | |
37d4bb70 JL |
120 | /* |
121 | * BOOTP options | |
122 | */ | |
123 | #define CONFIG_BOOTP_SUBNETMASK | |
124 | #define CONFIG_BOOTP_GATEWAY | |
125 | #define CONFIG_BOOTP_HOSTNAME | |
126 | #define CONFIG_BOOTP_BOOTPATH | |
127 | #define CONFIG_BOOTP_BOOTFILESIZE | |
128 | ||
d4ca31c4 WD |
129 | |
130 | #define CONFIG_MAC_PARTITION | |
131 | #define CONFIG_DOS_PARTITION | |
132 | ||
a6cccaea WD |
133 | #undef CONFIG_RTC_MPC8xx /* MPC866 does not support RTC */ |
134 | ||
135 | #define CONFIG_TIMESTAMP /* but print image timestmps */ | |
d4ca31c4 | 136 | |
d4ca31c4 | 137 | |
2694690e JL |
138 | /* |
139 | * Command line configuration. | |
140 | */ | |
141 | #include <config_cmd_default.h> | |
142 | ||
143 | #define CONFIG_CMD_ASKENV | |
144 | #define CONFIG_CMD_DHCP | |
145 | #define CONFIG_CMD_EEPROM | |
29f8f58f | 146 | #define CONFIG_CMD_ELF |
9a63b7f4 | 147 | #define CONFIG_CMD_EXT2 |
2694690e | 148 | #define CONFIG_CMD_IDE |
29f8f58f | 149 | #define CONFIG_CMD_JFFS2 |
2694690e | 150 | #define CONFIG_CMD_NFS |
29f8f58f WD |
151 | #define CONFIG_CMD_SNTP |
152 | ||
153 | ||
154 | #define CONFIG_NETCONSOLE | |
2694690e | 155 | |
d4ca31c4 WD |
156 | |
157 | /* | |
158 | * Miscellaneous configurable options | |
159 | */ | |
6d0f6bcf JCPV |
160 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
161 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
d4ca31c4 | 162 | |
2751a95a | 163 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
6d0f6bcf | 164 | #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */ |
d4ca31c4 | 165 | |
2694690e | 166 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 167 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
d4ca31c4 | 168 | #else |
6d0f6bcf | 169 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
d4ca31c4 | 170 | #endif |
6d0f6bcf JCPV |
171 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
172 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
173 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
d4ca31c4 | 174 | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
176 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
d4ca31c4 | 177 | |
6d0f6bcf | 178 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
d4ca31c4 | 179 | |
6d0f6bcf | 180 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
d4ca31c4 | 181 | |
d4ca31c4 WD |
182 | /* |
183 | * Low Level Configuration Settings | |
184 | * (address mappings, register initial values, etc.) | |
185 | * You should know what you are doing if you make changes here. | |
186 | */ | |
187 | /*----------------------------------------------------------------------- | |
188 | * Internal Memory Mapped Register | |
189 | */ | |
6d0f6bcf | 190 | #define CONFIG_SYS_IMMR 0xFFF00000 |
d4ca31c4 WD |
191 | |
192 | /*----------------------------------------------------------------------- | |
193 | * Definitions for initial stack pointer and data area (in DPRAM) | |
194 | */ | |
6d0f6bcf | 195 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR |
553f0982 | 196 | #define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */ |
25ddd1fb | 197 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 198 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
d4ca31c4 WD |
199 | |
200 | /*----------------------------------------------------------------------- | |
201 | * Start addresses for the final memory configuration | |
202 | * (Set up by the startup code) | |
6d0f6bcf | 203 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
d4ca31c4 | 204 | */ |
6d0f6bcf JCPV |
205 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
206 | #define CONFIG_SYS_FLASH_BASE 0x40000000 | |
207 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
208 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
209 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc() */ | |
d4ca31c4 WD |
210 | |
211 | /* | |
212 | * For booting Linux, the board info and command line data | |
213 | * have to be in the first 8 MB of memory, since this is | |
214 | * the maximum mapped by the Linux kernel during initialization. | |
215 | */ | |
6d0f6bcf | 216 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
d4ca31c4 WD |
217 | |
218 | /*----------------------------------------------------------------------- | |
219 | * FLASH organization | |
220 | */ | |
e318d9e9 | 221 | /* use CFI flash driver */ |
6d0f6bcf | 222 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
00b1883a | 223 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */ |
6d0f6bcf JCPV |
224 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
225 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
226 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 | |
227 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
228 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
d4ca31c4 | 229 | |
5a1aceb0 | 230 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 JCPV |
231 | #define CONFIG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */ |
232 | #define CONFIG_ENV_SIZE 0x08000 /* Total Size of Environment Sector */ | |
233 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* Total Size of Environment Sector */ | |
d4ca31c4 WD |
234 | |
235 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
236 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SECT_SIZE) |
237 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
d4ca31c4 | 238 | |
6d0f6bcf | 239 | #define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */ |
67c31036 | 240 | |
7c803be2 WD |
241 | #define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */ |
242 | ||
29f8f58f WD |
243 | /*----------------------------------------------------------------------- |
244 | * Dynamic MTD partition support | |
245 | */ | |
68d7d651 | 246 | #define CONFIG_CMD_MTDPARTS |
942556a9 SR |
247 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
248 | #define CONFIG_FLASH_CFI_MTD | |
29f8f58f WD |
249 | #define MTDIDS_DEFAULT "nor0=TQM8xxM-0" |
250 | ||
251 | #define MTDPARTS_DEFAULT "mtdparts=TQM8xxM-0:512k(u-boot)," \ | |
252 | "128k(dtb)," \ | |
253 | "1920k(kernel)," \ | |
254 | "5632(rootfs)," \ | |
cd82919e | 255 | "4m(data)" |
29f8f58f | 256 | |
d4ca31c4 WD |
257 | /*----------------------------------------------------------------------- |
258 | * Hardware Information Block | |
259 | */ | |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */ |
261 | #define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */ | |
262 | #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */ | |
d4ca31c4 WD |
263 | |
264 | /*----------------------------------------------------------------------- | |
265 | * Cache Configuration | |
266 | */ | |
6d0f6bcf | 267 | #define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ |
2694690e | 268 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 269 | #define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */ |
d4ca31c4 WD |
270 | #endif |
271 | ||
272 | /*----------------------------------------------------------------------- | |
273 | * SYPCR - System Protection Control 11-9 | |
274 | * SYPCR can only be written once after reset! | |
275 | *----------------------------------------------------------------------- | |
276 | * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze | |
277 | */ | |
278 | #if defined(CONFIG_WATCHDOG) | |
6d0f6bcf | 279 | #define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ |
d4ca31c4 WD |
280 | SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP) |
281 | #else | |
6d0f6bcf | 282 | #define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP) |
d4ca31c4 WD |
283 | #endif |
284 | ||
285 | /*----------------------------------------------------------------------- | |
286 | * SIUMCR - SIU Module Configuration 11-6 | |
287 | *----------------------------------------------------------------------- | |
288 | * PCMCIA config., multi-function pin tri-state | |
289 | */ | |
c178d3da | 290 | #ifndef CONFIG_CAN_DRIVER |
6d0f6bcf | 291 | #define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
d4ca31c4 | 292 | #else /* we must activate GPL5 in the SIUMCR for CAN */ |
6d0f6bcf | 293 | #define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
d4ca31c4 WD |
294 | #endif /* CONFIG_CAN_DRIVER */ |
295 | ||
296 | /*----------------------------------------------------------------------- | |
297 | * TBSCR - Time Base Status and Control 11-26 | |
298 | *----------------------------------------------------------------------- | |
299 | * Clear Reference Interrupt Status, Timebase freezing enabled | |
300 | */ | |
6d0f6bcf | 301 | #define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF) |
d4ca31c4 | 302 | |
d4ca31c4 WD |
303 | /*----------------------------------------------------------------------- |
304 | * PISCR - Periodic Interrupt Status and Control 11-31 | |
305 | *----------------------------------------------------------------------- | |
306 | * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled | |
307 | */ | |
6d0f6bcf | 308 | #define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF) |
d4ca31c4 | 309 | |
d4ca31c4 WD |
310 | /*----------------------------------------------------------------------- |
311 | * SCCR - System Clock and reset Control Register 15-27 | |
312 | *----------------------------------------------------------------------- | |
313 | * Set clock output, timebase and RTC source and divider, | |
314 | * power management and some other internal clocks | |
315 | */ | |
316 | #define SCCR_MASK SCCR_EBDF11 | |
6d0f6bcf | 317 | #define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ |
d4ca31c4 WD |
318 | SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ |
319 | SCCR_DFALCD00) | |
d4ca31c4 WD |
320 | |
321 | /*----------------------------------------------------------------------- | |
322 | * PCMCIA stuff | |
323 | *----------------------------------------------------------------------- | |
324 | * | |
325 | */ | |
6d0f6bcf JCPV |
326 | #define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000) |
327 | #define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 ) | |
328 | #define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000) | |
329 | #define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 ) | |
330 | #define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000) | |
331 | #define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 ) | |
332 | #define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000) | |
333 | #define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 ) | |
d4ca31c4 WD |
334 | |
335 | /*----------------------------------------------------------------------- | |
336 | * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter) | |
337 | *----------------------------------------------------------------------- | |
338 | */ | |
339 | ||
8d1165e1 | 340 | #define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */ |
c178d3da | 341 | #define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */ |
d4ca31c4 | 342 | |
c178d3da WD |
343 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ |
344 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
d4ca31c4 WD |
345 | #undef CONFIG_IDE_RESET /* reset for ide not supported */ |
346 | ||
6d0f6bcf JCPV |
347 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
348 | #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
d4ca31c4 | 349 | |
6d0f6bcf | 350 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
d4ca31c4 | 351 | |
6d0f6bcf | 352 | #define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR |
d4ca31c4 WD |
353 | |
354 | /* Offset for data I/O */ | |
6d0f6bcf | 355 | #define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
d4ca31c4 WD |
356 | |
357 | /* Offset for normal register accesses */ | |
6d0f6bcf | 358 | #define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
d4ca31c4 WD |
359 | |
360 | /* Offset for alternate registers */ | |
6d0f6bcf | 361 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x0100 |
d4ca31c4 WD |
362 | |
363 | /*----------------------------------------------------------------------- | |
364 | * | |
365 | *----------------------------------------------------------------------- | |
366 | * | |
367 | */ | |
6d0f6bcf | 368 | #define CONFIG_SYS_DER 0 |
d4ca31c4 WD |
369 | |
370 | /* | |
371 | * Init Memory Controller: | |
372 | * | |
373 | * BR0/1 and OR0/1 (FLASH) | |
374 | */ | |
375 | ||
376 | #define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */ | |
377 | #define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */ | |
378 | ||
379 | /* used to re-map FLASH both when starting from SRAM or FLASH: | |
380 | * restrict access enough to keep SRAM working (if any) | |
381 | * but not too much to meddle with FLASH accesses | |
382 | */ | |
6d0f6bcf JCPV |
383 | #define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */ |
384 | #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */ | |
d4ca31c4 WD |
385 | |
386 | /* | |
c178d3da | 387 | * FLASH timing: Default value of OR0 after reset |
d4ca31c4 | 388 | */ |
6d0f6bcf | 389 | #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_MSK | OR_BI | \ |
c178d3da | 390 | OR_SCY_15_CLK | OR_TRLX) |
d4ca31c4 | 391 | |
6d0f6bcf JCPV |
392 | #define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) |
393 | #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) | |
394 | #define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V ) | |
d4ca31c4 | 395 | |
6d0f6bcf JCPV |
396 | #define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP |
397 | #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM | |
398 | #define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V ) | |
d4ca31c4 WD |
399 | |
400 | /* | |
401 | * BR2/3 and OR2/3 (SDRAM) | |
402 | * | |
403 | */ | |
404 | #define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */ | |
405 | #define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */ | |
c178d3da | 406 | #define SDRAM_MAX_SIZE (256 << 20) /* max 256 MB per bank */ |
d4ca31c4 WD |
407 | |
408 | /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */ | |
6d0f6bcf | 409 | #define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00 |
d4ca31c4 | 410 | |
6d0f6bcf JCPV |
411 | #define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM ) |
412 | #define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
d4ca31c4 | 413 | |
c178d3da | 414 | #ifndef CONFIG_CAN_DRIVER |
6d0f6bcf JCPV |
415 | #define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM |
416 | #define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
d4ca31c4 | 417 | #else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */ |
6d0f6bcf JCPV |
418 | #define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */ |
419 | #define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */ | |
420 | #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI) | |
421 | #define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \ | |
d4ca31c4 WD |
422 | BR_PS_8 | BR_MS_UPMB | BR_V ) |
423 | #endif /* CONFIG_CAN_DRIVER */ | |
424 | ||
c178d3da | 425 | /* |
c178d3da WD |
426 | * 4096 Rows from SDRAM example configuration |
427 | * 1000 factor s -> ms | |
428 | * 64 PTP (pre-divider from MPTPR) from SDRAM example configuration | |
429 | * 4 Number of refresh cycles per period | |
430 | * 64 Refresh cycle in ms per number of rows | |
431 | */ | |
6d0f6bcf | 432 | #define CONFIG_SYS_PTA_PER_CLK ((4096 * 64 * 1000) / (4 * 64)) |
c178d3da | 433 | |
d4ca31c4 | 434 | /* |
d43e489b MK |
435 | * Periodic timer (MAMR[PTx]) for 4 * 7.8 us refresh (= 31.2 us per quad) |
436 | * | |
437 | * CPUclock(MHz) * 31.2 | |
6d0f6bcf | 438 | * CONFIG_SYS_MAMR_PTA = ----------------------------------- with DFBRG = 0 |
d43e489b MK |
439 | * 2^(2*SCCR[DFBRG]) * MPTPR_PTP_DIV16 |
440 | * | |
6d0f6bcf JCPV |
441 | * CPU clock = 15 MHz: CONFIG_SYS_MAMR_PTA = 29 -> 4 * 7.73 us |
442 | * CPU clock = 50 MHz: CONFIG_SYS_MAMR_PTA = 97 -> 4 * 7.76 us | |
443 | * CPU clock = 66 MHz: CONFIG_SYS_MAMR_PTA = 128 -> 4 * 7.75 us | |
444 | * CPU clock = 133 MHz: CONFIG_SYS_MAMR_PTA = 255 -> 4 * 7.67 us | |
d43e489b MK |
445 | * |
446 | * Value 97 is for 4 * 7.8 us at 50 MHz. So the refresh cycle requirement will | |
447 | * be met also in the default configuration, i.e. if environment variable | |
448 | * 'cpuclk' is not set. | |
d4ca31c4 | 449 | */ |
6d0f6bcf | 450 | #define CONFIG_SYS_MAMR_PTA 97 |
d4ca31c4 WD |
451 | |
452 | /* | |
d43e489b | 453 | * Memory Periodic Timer Prescaler Register (MPTPR) values. |
d4ca31c4 | 454 | */ |
d43e489b | 455 | /* 4 * 7.8 us refresh (= 31.2 us per quad) at 50 MHz and PTA = 97 */ |
6d0f6bcf | 456 | #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 |
d43e489b | 457 | /* 4 * 3.9 us refresh (= 15.6 us per quad) at 50 MHz and PTA = 97 */ |
6d0f6bcf | 458 | #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 |
d4ca31c4 WD |
459 | |
460 | /* | |
461 | * MAMR settings for SDRAM | |
462 | */ | |
463 | ||
464 | /* 8 column SDRAM */ | |
6d0f6bcf | 465 | #define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
d4ca31c4 WD |
466 | MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \ |
467 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
468 | /* 9 column SDRAM */ | |
6d0f6bcf | 469 | #define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
d4ca31c4 WD |
470 | MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \ |
471 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
c178d3da | 472 | /* 10 column SDRAM */ |
6d0f6bcf | 473 | #define CONFIG_SYS_MAMR_10COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
c178d3da WD |
474 | MAMR_AMA_TYPE_2 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A9 | \ |
475 | MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) | |
d4ca31c4 | 476 | |
d4ca31c4 WD |
477 | #define CONFIG_SCC1_ENET |
478 | #define CONFIG_FEC_ENET | |
48690d80 | 479 | #define CONFIG_ETHPRIME "SCC" |
d4ca31c4 | 480 | |
7026ead0 HS |
481 | /* pass open firmware flat tree */ |
482 | #define CONFIG_OF_LIBFDT 1 | |
483 | #define CONFIG_OF_BOARD_SETUP 1 | |
484 | #define CONFIG_HWCONFIG 1 | |
485 | ||
d4ca31c4 | 486 | #endif /* __CONFIG_H */ |