]>
Commit | Line | Data |
---|---|---|
a20b27a3 SR |
1 | /* |
2 | * (C) Copyright 2001-2004 | |
3 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com | |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
a20b27a3 SR |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
a20b27a3 SR |
11 | #ifndef __CONFIG_H |
12 | #define __CONFIG_H | |
13 | ||
14 | /* | |
15 | * High Level Configuration Options | |
16 | * (easy to change) | |
17 | */ | |
a20b27a3 | 18 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ |
a20b27a3 SR |
19 | #define CONFIG_VOM405 1 /* ...on a VOM405 board */ |
20 | ||
2ae18241 WD |
21 | #define CONFIG_SYS_TEXT_BASE 0xFFFC8000 |
22 | ||
a20b27a3 SR |
23 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ |
24 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ | |
25 | ||
26 | #define CONFIG_SYS_CLK_FREQ 33330000 /* external frequency to pll */ | |
27 | ||
28 | #define CONFIG_BAUDRATE 9600 | |
a20b27a3 SR |
29 | |
30 | #undef CONFIG_BOOTARGS | |
31 | #undef CONFIG_BOOTCOMMAND | |
32 | ||
33 | #define CONFIG_PREBOOT /* enable preboot variable */ | |
34 | ||
6d0f6bcf | 35 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
a20b27a3 | 36 | |
feaedfcf SR |
37 | #undef CONFIG_HAS_ETH1 |
38 | ||
96e21f86 | 39 | #define CONFIG_PPC4xx_EMAC |
a20b27a3 SR |
40 | #define CONFIG_MII 1 /* MII PHY management */ |
41 | #define CONFIG_PHY_ADDR 0 /* PHY address */ | |
42 | #define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */ | |
feaedfcf | 43 | #define CONFIG_RESET_PHY_R 1 /* use reset_phy() to disable phy sleep mode */ |
a20b27a3 | 44 | |
37d4bb70 JL |
45 | /* |
46 | * BOOTP options | |
47 | */ | |
48 | #define CONFIG_BOOTP_SUBNETMASK | |
49 | #define CONFIG_BOOTP_GATEWAY | |
50 | #define CONFIG_BOOTP_HOSTNAME | |
51 | #define CONFIG_BOOTP_BOOTPATH | |
52 | #define CONFIG_BOOTP_DNS | |
53 | #define CONFIG_BOOTP_DNS2 | |
54 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
a20b27a3 | 55 | |
a5562901 JL |
56 | /* |
57 | * Command line configuration. | |
58 | */ | |
a5562901 | 59 | #define CONFIG_CMD_BSP |
a5562901 | 60 | #define CONFIG_CMD_IRQ |
a5562901 JL |
61 | #define CONFIG_CMD_EEPROM |
62 | ||
a20b27a3 SR |
63 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
64 | ||
65 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ | |
66 | ||
67 | #undef CONFIG_PRAM /* no "protected RAM" */ | |
68 | ||
69 | /* | |
70 | * Miscellaneous configurable options | |
71 | */ | |
6d0f6bcf | 72 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
a20b27a3 | 73 | |
a5562901 | 74 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 75 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
a20b27a3 | 76 | #else |
6d0f6bcf | 77 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
a20b27a3 | 78 | #endif |
6d0f6bcf JCPV |
79 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
80 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
81 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
a20b27a3 | 82 | |
6d0f6bcf | 83 | #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
a20b27a3 | 84 | |
6d0f6bcf JCPV |
85 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
86 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
a20b27a3 | 87 | |
550650dd | 88 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
550650dd SR |
89 | #define CONFIG_SYS_NS16550_SERIAL |
90 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
91 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
92 | ||
6d0f6bcf | 93 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */ |
6d0f6bcf | 94 | #define CONFIG_SYS_BASE_BAUD 691200 |
a20b27a3 SR |
95 | |
96 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 97 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
a20b27a3 SR |
98 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
99 | 57600, 115200, 230400, 460800, 921600 } | |
100 | ||
6d0f6bcf JCPV |
101 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
102 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
a20b27a3 | 103 | |
1092ce21 | 104 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
a20b27a3 | 105 | |
6d0f6bcf | 106 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
a20b27a3 | 107 | |
a20b27a3 SR |
108 | /* |
109 | * For booting Linux, the board info and command line data | |
110 | * have to be in the first 8 MB of memory, since this is | |
111 | * the maximum mapped by the Linux kernel during initialization. | |
112 | */ | |
6d0f6bcf | 113 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
1092ce21 | 114 | /* |
a20b27a3 SR |
115 | * FLASH organization |
116 | */ | |
117 | #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */ | |
118 | ||
6d0f6bcf JCPV |
119 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
120 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
a20b27a3 | 121 | |
6d0f6bcf JCPV |
122 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
123 | #define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */ | |
a20b27a3 | 124 | |
6d0f6bcf JCPV |
125 | #define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */ |
126 | #define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */ | |
127 | #define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */ | |
a20b27a3 SR |
128 | /* |
129 | * The following defines are added for buggy IOP480 byte interface. | |
130 | * All other boards should use the standard values (CPCI405 etc.) | |
131 | */ | |
6d0f6bcf JCPV |
132 | #define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */ |
133 | #define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */ | |
134 | #define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */ | |
a20b27a3 | 135 | |
6d0f6bcf | 136 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
a20b27a3 | 137 | |
1092ce21 | 138 | /* |
a20b27a3 SR |
139 | * Start addresses for the final memory configuration |
140 | * (Set up by the startup code) | |
6d0f6bcf | 141 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a20b27a3 | 142 | */ |
6d0f6bcf | 143 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
700d553f | 144 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE |
14d0a02a WD |
145 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
146 | #define CONFIG_SYS_MONITOR_LEN (~(CONFIG_SYS_TEXT_BASE) + 1) | |
700d553f | 147 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) |
6d0f6bcf JCPV |
148 | |
149 | #if (CONFIG_SYS_MONITOR_BASE < FLASH_BASE0_PRELIM) | |
150 | # define CONFIG_SYS_RAMBOOT 1 | |
a20b27a3 | 151 | #else |
6d0f6bcf | 152 | # undef CONFIG_SYS_RAMBOOT |
a20b27a3 SR |
153 | #endif |
154 | ||
1092ce21 | 155 | /* |
a20b27a3 SR |
156 | * Environment Variable setup |
157 | */ | |
bb1f8b4f | 158 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
0e8d1586 JCPV |
159 | #define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */ |
160 | #define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/ | |
a20b27a3 SR |
161 | /* total size of a CAT24WC16 is 2048 bytes */ |
162 | ||
6d0f6bcf JCPV |
163 | #define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */ |
164 | #define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */ | |
a20b27a3 | 165 | |
1092ce21 | 166 | /* |
a20b27a3 SR |
167 | * I2C EEPROM (CAT24WC16) for environment |
168 | */ | |
880540de DE |
169 | #define CONFIG_SYS_I2C |
170 | #define CONFIG_SYS_I2C_PPC4XX | |
171 | #define CONFIG_SYS_I2C_PPC4XX_CH0 | |
172 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000 | |
173 | #define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F | |
a20b27a3 | 174 | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */ |
176 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ | |
a20b27a3 | 177 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
178 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
179 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ | |
a20b27a3 SR |
180 | /* 16 byte page write mode using*/ |
181 | /* last 4 bits of the address */ | |
6d0f6bcf | 182 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
a20b27a3 | 183 | |
1092ce21 | 184 | /* |
a20b27a3 SR |
185 | * External Bus Controller (EBC) Setup |
186 | */ | |
a20b27a3 SR |
187 | #define CAN_BA 0xF0000000 /* CAN Base Address */ |
188 | ||
189 | /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */ | |
6d0f6bcf JCPV |
190 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
191 | #define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */ | |
a20b27a3 SR |
192 | |
193 | /* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */ | |
6d0f6bcf JCPV |
194 | #define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ |
195 | #define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
a20b27a3 | 196 | |
1092ce21 | 197 | /* |
a20b27a3 SR |
198 | * FPGA stuff |
199 | */ | |
700d553f | 200 | #define CONFIG_SYS_XSVF_DEFAULT_ADDR 0xfffc0000 |
a20b27a3 SR |
201 | |
202 | /* FPGA program pin configuration */ | |
6d0f6bcf JCPV |
203 | #define CONFIG_SYS_FPGA_PRG 0x04000000 /* JTAG TMS pin (ppc output) */ |
204 | #define CONFIG_SYS_FPGA_CLK 0x02000000 /* JTAG TCK pin (ppc output) */ | |
205 | #define CONFIG_SYS_FPGA_DATA 0x01000000 /* JTAG TDO->TDI data pin (ppc output) */ | |
206 | #define CONFIG_SYS_FPGA_INIT 0x00010000 /* unused (ppc input) */ | |
207 | #define CONFIG_SYS_FPGA_DONE 0x00008000 /* JTAG TDI->TDO pin (ppc input) */ | |
a20b27a3 | 208 | |
1092ce21 | 209 | /* |
a20b27a3 SR |
210 | * Definitions for initial stack pointer and data area (in data cache) |
211 | */ | |
212 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 213 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
a20b27a3 SR |
214 | |
215 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
216 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
217 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
218 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
553f0982 | 219 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */ |
a20b27a3 | 220 | |
25ddd1fb | 221 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 222 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
a20b27a3 | 223 | |
1092ce21 | 224 | /* |
a20b27a3 SR |
225 | * Definitions for GPIO setup (PPC405EP specific) |
226 | * | |
227 | * GPIO0[0] - External Bus Controller BLAST output | |
228 | * GPIO0[1-9] - Instruction trace outputs -> GPIO | |
229 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs | |
230 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO | |
231 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs | |
232 | * GPIO0[24-27] - UART0 control signal inputs/outputs | |
233 | * GPIO0[28-29] - UART1 data signal input/output | |
234 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs | |
235 | */ | |
236 | /* GPIO Input: OSR=00, ISR=00, TSR=00, TCR=0 */ | |
237 | /* GPIO Output: OSR=00, ISR=00, TSR=00, TCR=1 */ | |
238 | /* Alt. Funtion Input: OSR=00, ISR=01, TSR=00, TCR=0 */ | |
239 | /* Alt. Funtion Output: OSR=01, ISR=00, TSR=00, TCR=1 */ | |
afabb498 SR |
240 | #define CONFIG_SYS_GPIO0_OSRL 0x40000500 /* 0 ... 15 */ |
241 | #define CONFIG_SYS_GPIO0_OSRH 0x00000110 /* 16 ... 31 */ | |
242 | #define CONFIG_SYS_GPIO0_ISR1L 0x00000000 /* 0 ... 15 */ | |
243 | #define CONFIG_SYS_GPIO0_ISR1H 0x14000045 /* 16 ... 31 */ | |
244 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 /* 0 ... 15 */ | |
245 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 /* 16 ... 31 */ | |
6d0f6bcf | 246 | #define CONFIG_SYS_GPIO0_TCR 0xF7FE0014 /* 0 ... 31 */ |
a20b27a3 | 247 | |
a20b27a3 SR |
248 | /* |
249 | * Default speed selection (cpu_plb_opb_ebc) in mhz. | |
250 | * This value will be set if iic boot eprom is disabled. | |
251 | */ | |
a20b27a3 SR |
252 | #define PLLMR0_DEFAULT PLLMR0_133_66_66_33 |
253 | #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 | |
a20b27a3 SR |
254 | |
255 | #endif /* __CONFIG_H */ |