]>
Commit | Line | Data |
---|---|---|
6f0da497 NI |
1 | /* |
2 | * Configuation settings for the Renesas Solutions AP-325RXA board | |
3 | * | |
4 | * Copyright (C) 2008 Renesas Solutions Corp. | |
5 | * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> | |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #ifndef __AP325RXA_H | |
27 | #define __AP325RXA_H | |
28 | ||
29 | #undef DEBUG | |
30 | #define CONFIG_SH 1 | |
31 | #define CONFIG_SH4 1 | |
32 | #define CONFIG_CPU_SH7723 1 | |
33 | #define CONFIG_AP325RXA 1 | |
34 | ||
35 | #define CONFIG_CMD_LOADB | |
36 | #define CONFIG_CMD_LOADS | |
37 | #define CONFIG_CMD_FLASH | |
38 | #define CONFIG_CMD_MEMORY | |
39 | #define CONFIG_CMD_NET | |
40 | #define CONFIG_CMD_PING | |
41 | #define CONFIG_CMD_NFS | |
42 | #define CONFIG_CMD_SDRAM | |
43 | #define CONFIG_CMD_ENV | |
44 | #define CONFIG_CMD_IDE | |
45 | #define CONFIG_CMD_EXT2 | |
46 | #define CONFIG_DOS_PARTITION | |
47 | ||
48 | #define CONFIG_BAUDRATE 38400 | |
49 | #define CONFIG_BOOTDELAY 3 | |
50 | #define CONFIG_BOOTARGS "console=ttySC2,38400" | |
51 | ||
52 | #define CONFIG_VERSION_VARIABLE | |
53 | #undef CONFIG_SHOW_BOOT_PROGRESS | |
54 | ||
55 | /* SMC9118 */ | |
56 | #define CONFIG_DRIVER_SMC911X 1 | |
57 | #define CONFIG_DRIVER_SMC911X_32_BIT 1 | |
58 | #define CONFIG_DRIVER_SMC911X_BASE 0xB6080000 | |
59 | ||
60 | /* MEMORY */ | |
61 | #define AP325RXA_SDRAM_BASE (0x88000000) | |
62 | #define AP325RXA_FLASH_BASE_1 (0xA0000000) | |
63 | #define AP325RXA_FLASH_BANK_SIZE (128 * 1024 * 1024) | |
64 | ||
65 | /* undef to save memory */ | |
66 | #define CFG_LONGHELP | |
67 | /* Monitor Command Prompt */ | |
68 | #define CFG_PROMPT "=> " | |
69 | /* Buffer size for input from the Console */ | |
70 | #define CFG_CBSIZE 256 | |
71 | /* Buffer size for Console output */ | |
72 | #define CFG_PBSIZE 256 | |
73 | /* max args accepted for monitor commands */ | |
74 | #define CFG_MAXARGS 16 | |
75 | /* Buffer size for Boot Arguments passed to kernel */ | |
76 | #define CFG_BARGSIZE 512 | |
77 | /* List of legal baudrate settings for this board */ | |
78 | #define CFG_BAUDRATE_TABLE { 38400 } | |
79 | ||
80 | /* SCIF */ | |
81 | #define CONFIG_SCIF_CONSOLE 1 | |
82 | #define CONFIG_SCIF_A 1 /* SH7723 has SCIF and SCIFA */ | |
83 | #define CONFIG_CONS_SCIF5 1 | |
84 | ||
85 | /* Suppress display of console information at boot */ | |
86 | #undef CFG_CONSOLE_INFO_QUIET | |
87 | #undef CFG_CONSOLE_OVERWRITE_ROUTINE | |
88 | #undef CFG_CONSOLE_ENV_OVERWRITE | |
89 | ||
90 | #define CFG_MEMTEST_START (AP325RXA_SDRAM_BASE) | |
91 | #define CFG_MEMTEST_END (CFG_MEMTEST_START + (60 * 1024 * 1024)) | |
92 | ||
93 | /* Enable alternate, more extensive, memory test */ | |
94 | #undef CFG_ALT_MEMTEST | |
95 | /* Scratch address used by the alternate memory test */ | |
96 | #undef CFG_MEMTEST_SCRATCH | |
97 | ||
98 | /* Enable temporary baudrate change while serial download */ | |
99 | #undef CFG_LOADS_BAUD_CHANGE | |
100 | ||
101 | #define CFG_SDRAM_BASE (AP325RXA_SDRAM_BASE) | |
102 | /* maybe more, but if so u-boot doesn't know about it... */ | |
103 | #define CFG_SDRAM_SIZE (128 * 1024 * 1024) | |
104 | /* default load address for scripts ?!? */ | |
105 | #define CFG_LOAD_ADDR (CFG_SDRAM_BASE + 16 * 1024 * 1024) | |
106 | ||
107 | /* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */ | |
108 | #define CFG_MONITOR_BASE (AP325RXA_FLASH_BASE_1) | |
109 | /* Monitor size */ | |
110 | #define CFG_MONITOR_LEN (128 * 1024) | |
111 | /* Size of DRAM reserved for malloc() use */ | |
112 | #define CFG_MALLOC_LEN (256 * 1024) | |
113 | /* size in bytes reserved for initial data */ | |
114 | #define CFG_GBL_DATA_SIZE (256) | |
115 | #define CFG_BOOTMAPSZ (8 * 1024 * 1024) | |
116 | ||
117 | /* FLASH */ | |
118 | #define CONFIG_FLASH_CFI_DRIVER 1 | |
119 | #define CFG_FLASH_CFI | |
ee9536a2 | 120 | #define CONFIG_FLASH_CFI_DRIVER |
6f0da497 NI |
121 | #undef CFG_FLASH_QUIET_TEST |
122 | /* print 'E' for empty sector on flinfo */ | |
123 | #define CFG_FLASH_EMPTY_INFO | |
124 | /* Physical start address of Flash memory */ | |
125 | #define CFG_FLASH_BASE (AP325RXA_FLASH_BASE_1) | |
126 | /* Max number of sectors on each Flash chip */ | |
127 | #define CFG_MAX_FLASH_SECT 512 | |
128 | ||
129 | /* | |
130 | * IDE support | |
131 | */ | |
132 | #define CONFIG_IDE_RESET 1 | |
133 | #define CFG_PIO_MODE 1 | |
134 | #define CFG_IDE_MAXBUS 1 /* IDE bus */ | |
135 | #define CFG_IDE_MAXDEVICE 1 | |
136 | #define CFG_ATA_BASE_ADDR 0xB4180000 | |
137 | #define CFG_ATA_STRIDE 2 /* 1bit shift */ | |
138 | #define CFG_ATA_DATA_OFFSET 0x200 /* data reg offset */ | |
139 | #define CFG_ATA_REG_OFFSET 0x200 /* reg offset */ | |
140 | #define CFG_ATA_ALT_OFFSET 0x210 /* alternate register offset */ | |
141 | ||
142 | /* if you use all NOR Flash , you change dip-switch. Please see Manual. */ | |
143 | #define CFG_MAX_FLASH_BANKS 1 | |
144 | #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE + (0 * AP325RXA_FLASH_BANK_SIZE)} | |
145 | ||
146 | /* Timeout for Flash erase operations (in ms) */ | |
147 | #define CFG_FLASH_ERASE_TOUT (3 * 1000) | |
148 | /* Timeout for Flash write operations (in ms) */ | |
149 | #define CFG_FLASH_WRITE_TOUT (3 * 1000) | |
150 | /* Timeout for Flash set sector lock bit operations (in ms) */ | |
151 | #define CFG_FLASH_LOCK_TOUT (3 * 1000) | |
152 | /* Timeout for Flash clear lock bit operations (in ms) */ | |
153 | #define CFG_FLASH_UNLOCK_TOUT (3 * 1000) | |
154 | ||
155 | /* | |
156 | * Use hardware flash sectors protection instead | |
157 | * of U-Boot software protection | |
158 | */ | |
159 | #undef CFG_FLASH_PROTECTION | |
160 | #undef CFG_DIRECT_FLASH_TFTP | |
161 | ||
162 | /* ENV setting */ | |
5a1aceb0 | 163 | #define CONFIG_ENV_IS_IN_FLASH |
6f0da497 | 164 | #define CONFIG_ENV_OVERWRITE 1 |
0e8d1586 JCPV |
165 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
166 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
167 | #define CONFIG_ENV_ADDR (CFG_FLASH_BASE + CFG_MONITOR_LEN) | |
6f0da497 | 168 | /* Offset of env Flash sector relative to CFG_FLASH_BASE */ |
0e8d1586 JCPV |
169 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CFG_FLASH_BASE) |
170 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) | |
6f0da497 NI |
171 | |
172 | /* Board Clock */ | |
173 | #define CONFIG_SYS_CLK_FREQ 33333333 | |
174 | #define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */ | |
175 | #define CFG_HZ (CONFIG_SYS_CLK_FREQ / TMU_CLK_DIVIDER) | |
176 | ||
177 | #endif /* __AP325RXA_H */ |