]>
Commit | Line | Data |
---|---|---|
592f4aed MK |
1 | /* |
2 | * Copyright 2013-2015 Toradex, Inc. | |
3 | * | |
4 | * Configuration settings for the Toradex Apalis iMX6 | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
12 | #include "mx6_common.h" | |
592f4aed MK |
13 | |
14 | #undef CONFIG_DISPLAY_BOARDINFO | |
15 | #define CONFIG_DISPLAY_BOARDINFO_LATE /* Calls show_board_info() */ | |
16 | ||
17 | #define CONFIG_MACH_TYPE 4886 | |
18 | ||
19 | #define CONFIG_SYS_GENERIC_BOARD | |
20 | ||
21 | #include <asm/arch/imx-regs.h> | |
552a848e | 22 | #include <asm/mach-imx/gpio.h> |
592f4aed MK |
23 | |
24 | #ifdef CONFIG_SPL | |
25 | #include "imx6_spl.h" | |
592f4aed MK |
26 | #endif |
27 | ||
28 | #define CONFIG_CMDLINE_TAG | |
29 | #define CONFIG_SETUP_MEMORY_TAGS | |
30 | #define CONFIG_INITRD_TAG | |
31 | #define CONFIG_REVISION_TAG | |
32 | #define CONFIG_SERIAL_TAG | |
33 | ||
34 | /* Size of malloc() pool */ | |
35 | #define CONFIG_SYS_MALLOC_LEN (32 * 1024 * 1024) | |
36 | ||
592f4aed MK |
37 | #define CONFIG_MISC_INIT_R |
38 | ||
39 | #define CONFIG_MXC_UART | |
40 | #define CONFIG_MXC_UART_BASE UART1_BASE | |
41 | ||
42 | /* Make the HW version stuff available in U-Boot env */ | |
43 | #define CONFIG_VERSION_VARIABLE /* ver environment variable */ | |
44 | #define CONFIG_ENV_VARS_UBOOT_CONFIG | |
45 | #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG | |
46 | ||
47 | /* I2C Configs */ | |
48 | #define CONFIG_SYS_I2C | |
49 | #define CONFIG_SYS_I2C_MXC | |
50 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ | |
51 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
52 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ | |
53 | #define CONFIG_SYS_I2C_SPEED 100000 | |
54 | ||
55 | /* OCOTP Configs */ | |
592f4aed MK |
56 | #ifdef CONFIG_CMD_FUSE |
57 | #define CONFIG_MXC_OCOTP | |
58 | #endif | |
59 | ||
60 | /* MMC Configs */ | |
61 | #define CONFIG_FSL_ESDHC | |
62 | #define CONFIG_FSL_USDHC | |
63 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
64 | #define CONFIG_SYS_FSL_USDHC_NUM 3 | |
65 | ||
66 | #define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */ | |
592f4aed | 67 | #define CONFIG_BOUNCE_BUFFER |
592f4aed | 68 | |
592f4aed MK |
69 | /* |
70 | * SATA Configs | |
71 | */ | |
72 | #ifdef CONFIG_CMD_SATA | |
592f4aed MK |
73 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 |
74 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
75 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
76 | #define CONFIG_LBA48 | |
77 | #define CONFIG_LIBATA | |
78 | #endif | |
79 | ||
80 | /* Network */ | |
81 | #define CONFIG_FEC_MXC | |
82 | #define CONFIG_MII | |
83 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
84 | #define CONFIG_FEC_XCV_TYPE RGMII | |
85 | #define CONFIG_ETHPRIME "FEC" | |
86 | #define CONFIG_FEC_MXC_PHYADDR 6 | |
592f4aed MK |
87 | #define CONFIG_IP_DEFRAG |
88 | #define CONFIG_TFTP_BLOCKSIZE 4096 | |
89 | #define CONFIG_TFTP_TSIZE | |
90 | ||
91 | /* USB Configs */ | |
92 | /* Host */ | |
592f4aed MK |
93 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
94 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */ | |
95 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) | |
96 | #define CONFIG_MXC_USB_FLAGS 0 | |
592f4aed | 97 | /* Client */ |
592f4aed MK |
98 | #define CONFIG_USBD_HS |
99 | ||
100 | #define CONFIG_USB_GADGET_MASS_STORAGE | |
101 | #define CONFIG_USB_FUNCTION_MASS_STORAGE | |
592f4aed MK |
102 | /* USB DFU */ |
103 | #define CONFIG_DFU_MMC | |
104 | ||
105 | /* Miscellaneous commands */ | |
592f4aed MK |
106 | #define CONFIG_MXC_GPIO |
107 | ||
108 | /* Framebuffer and LCD */ | |
109 | #define CONFIG_VIDEO_IPUV3 | |
110 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
111 | #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE | |
112 | #define CONFIG_VIDEO_BMP_RLE8 | |
113 | #define CONFIG_SPLASH_SCREEN | |
114 | #define CONFIG_SPLASH_SCREEN_ALIGN | |
115 | #define CONFIG_BMP_16BPP | |
116 | #define CONFIG_VIDEO_LOGO | |
117 | #define CONFIG_VIDEO_BMP_LOGO | |
592f4aed MK |
118 | #define CONFIG_CONSOLE_MUX |
119 | #define CONFIG_IMX_HDMI | |
120 | #define CONFIG_IMX_VIDEO_SKIP | |
592f4aed MK |
121 | |
122 | /* allow to overwrite serial and ethaddr */ | |
123 | #define CONFIG_ENV_OVERWRITE | |
124 | #define CONFIG_CONS_INDEX 1 | |
592f4aed MK |
125 | |
126 | /* Command definition */ | |
127 | #undef CONFIG_CMD_LOADB | |
128 | #undef CONFIG_CMD_LOADS | |
129 | #undef CONFIG_CMD_NFS | |
130 | #undef CONFIG_CMD_FLASH | |
131 | ||
132 | #undef CONFIG_IPADDR | |
133 | #define CONFIG_IPADDR 192.168.10.2 | |
134 | #define CONFIG_NETMASK 255.255.255.0 | |
135 | #undef CONFIG_SERVERIP | |
136 | #define CONFIG_SERVERIP 192.168.10.1 | |
137 | ||
138 | #define CONFIG_LOADADDR 0x12000000 | |
139 | #define CONFIG_SYS_TEXT_BASE 0x17800000 | |
140 | ||
141 | #ifdef CONFIG_CMD_SATA | |
142 | #define CONFIG_DRIVE_SATA "sata " | |
143 | #else | |
144 | #define CONFIG_DRIVE_SATA | |
145 | #endif | |
146 | ||
147 | #ifdef CONFIG_CMD_MMC | |
148 | #define CONFIG_DRIVE_MMC "mmc " | |
149 | #else | |
150 | #define CONFIG_DRIVE_MMC | |
151 | #endif | |
152 | ||
153 | #define CONFIG_DRIVE_TYPES CONFIG_DRIVE_SATA CONFIG_DRIVE_MMC | |
154 | ||
155 | #define DFU_ALT_EMMC_INFO \ | |
156 | "u-boot.imx raw 0x2 0x3ff mmcpart 0;" \ | |
157 | "boot part 0 1;" \ | |
158 | "rootfs part 0 2;" \ | |
159 | "uImage fat 0 1;" \ | |
160 | "imx6q-colibri-eval-v3.dtb fat 0 1;" \ | |
161 | "imx6q-colibri-cam-eval-v3.dtb fat 0 1" | |
162 | ||
163 | #define EMMC_BOOTCMD \ | |
164 | "emmcargs=ip=off root=/dev/mmcblk0p2 rw,noatime rootfstype=ext3 " \ | |
165 | "rootwait\0" \ | |
166 | "emmcboot=run setup; " \ | |
167 | "setenv bootargs ${defargs} ${emmcargs} ${setupargs} " \ | |
168 | "${vidargs}; echo Booting from internal eMMC chip...; " \ | |
169 | "run emmcdtbload; load mmc 0:1 ${kernel_addr_r} " \ | |
170 | "${boot_file} && run fdt_fixup && " \ | |
171 | "bootm ${kernel_addr_r} ${dtbparam}\0" \ | |
172 | "emmcdtbload=setenv dtbparam; load mmc 0:1 ${fdt_addr_r} " \ | |
173 | "${fdt_file} && setenv dtbparam \" - ${fdt_addr_r}\" && true\0" | |
174 | ||
175 | #define MEM_LAYOUT_ENV_SETTINGS \ | |
9af131e3 | 176 | "bootm_size=0x20000000\0" \ |
592f4aed MK |
177 | "fdt_addr_r=0x12000000\0" \ |
178 | "fdt_high=0xffffffff\0" \ | |
179 | "initrd_high=0xffffffff\0" \ | |
180 | "kernel_addr_r=0x11000000\0" \ | |
181 | "ramdisk_addr_r=0x12100000\0" | |
182 | ||
183 | #define NFS_BOOTCMD \ | |
184 | "nfsargs=ip=:::::eth0:on root=/dev/nfs rw\0" \ | |
185 | "nfsboot=run setup; " \ | |
186 | "setenv bootargs ${defargs} ${nfsargs} ${setupargs} " \ | |
187 | "${vidargs}; echo Booting via DHCP/TFTP/NFS...; " \ | |
188 | "run nfsdtbload; dhcp ${kernel_addr_r} " \ | |
189 | "&& run fdt_fixup && bootm ${kernel_addr_r} ${dtbparam}\0" \ | |
190 | "nfsdtbload=setenv dtbparam; tftp ${fdt_addr_r} ${fdt_file} " \ | |
191 | "&& setenv dtbparam \" - ${fdt_addr_r}\" && true\0" | |
192 | ||
193 | #define SD_BOOTCMD \ | |
194 | "sdargs=ip=off root=/dev/mmcblk1p2 rw,noatime rootfstype=ext3 " \ | |
195 | "rootwait\0" \ | |
196 | "sdboot=run setup; " \ | |
197 | "setenv bootargs ${defargs} ${sdargs} ${setupargs} " \ | |
198 | "${vidargs}; echo Booting from SD card; " \ | |
199 | "run sddtbload; load mmc 1:1 ${kernel_addr_r} " \ | |
200 | "${boot_file} && run fdt_fixup && " \ | |
201 | "bootm ${kernel_addr_r} ${dtbparam}\0" \ | |
202 | "sddtbload=setenv dtbparam; load mmc 1:1 ${fdt_addr_r} " \ | |
203 | "${fdt_file} && setenv dtbparam \" - ${fdt_addr_r}\" && true\0" | |
204 | ||
205 | #define USB_BOOTCMD \ | |
206 | "usbargs=ip=off root=/dev/sda2 rw,noatime rootfstype=ext3 " \ | |
207 | "rootwait\0" \ | |
208 | "usbboot=run setup; setenv bootargs ${defargs} ${setupargs} " \ | |
209 | "${usbargs} ${vidargs}; echo Booting from USB stick...; " \ | |
210 | "usb start && run usbdtbload; load usb 0:1 ${kernel_addr_r} " \ | |
211 | "${boot_file} && run fdt_fixup && " \ | |
212 | "bootm ${kernel_addr_r} ${dtbparam}\0" \ | |
213 | "usbdtbload=setenv dtbparam; load usb 0:1 ${fdt_addr_r} " \ | |
214 | "${fdt_file} && setenv dtbparam \" - ${fdt_addr_r}\" && true\0" | |
215 | ||
216 | #ifndef CONFIG_TDX_APALIS_IMX6_V1_0 | |
217 | #define FDT_FILE "imx6q-apalis-eval.dtb" | |
218 | #define FDT_FILE_V1_0 "imx6q-apalis_v1_0-eval.dtb" | |
219 | #else | |
220 | #define FDT_FILE "imx6q-apalis_v1_0-eval.dtb" | |
221 | #endif | |
222 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
223 | "bootcmd=run emmcboot ; echo ; echo emmcboot failed ; " \ | |
224 | "run nfsboot ; echo ; echo nfsboot failed ; " \ | |
225 | "usb start ;" \ | |
226 | "setenv stdout serial,vga ; setenv stdin serial,usbkbd\0" \ | |
227 | "boot_file=uImage\0" \ | |
228 | "console=ttymxc0\0" \ | |
229 | "defargs=enable_wait_mode=off vmalloc=400M\0" \ | |
230 | "dfu_alt_info=" DFU_ALT_EMMC_INFO "\0" \ | |
231 | EMMC_BOOTCMD \ | |
232 | "fdt_file=" FDT_FILE "\0" \ | |
233 | "fdt_fixup=;\0" \ | |
234 | MEM_LAYOUT_ENV_SETTINGS \ | |
235 | NFS_BOOTCMD \ | |
236 | SD_BOOTCMD \ | |
237 | "setethupdate=if env exists ethaddr; then; else setenv ethaddr " \ | |
238 | "00:14:2d:00:00:00; fi; tftpboot ${loadaddr} " \ | |
239 | "flash_eth.img && source ${loadaddr}\0" \ | |
240 | "setsdupdate=setenv interface mmc; setenv drive 1; mmc rescan; load " \ | |
241 | "${interface} ${drive}:1 ${loadaddr} flash_blk.img && " \ | |
242 | "source ${loadaddr}\0" \ | |
243 | "setup=setenv setupargs fec_mac=${ethaddr} " \ | |
244 | "consoleblank=0 no_console_suspend=1 console=tty1 " \ | |
245 | "console=${console},${baudrate}n8\0 " \ | |
246 | "setupdate=run setsdupdate || run setusbupdate || run setethupdate\0" \ | |
247 | "setusbupdate=usb start && setenv interface usb; setenv drive 0; " \ | |
248 | "load ${interface} ${drive}:1 ${loadaddr} flash_blk.img && " \ | |
249 | "source ${loadaddr}\0" \ | |
250 | "splashpos=m,m\0" \ | |
251 | "vidargs=mxc_hdmi.only_cea=1 " \ | |
252 | "video=mxcfb0:dev=hdmi,1920x1080M@60,if=RGB24 " \ | |
253 | "video=mxcfb1:off video=mxcfb2:off video=mxcfb3:off " \ | |
254 | "fbmem=32M\0 " | |
255 | ||
256 | /* Miscellaneous configurable options */ | |
257 | #define CONFIG_SYS_LONGHELP | |
258 | #define CONFIG_AUTO_COMPLETE | |
259 | #undef CONFIG_SYS_CBSIZE | |
260 | #define CONFIG_SYS_CBSIZE 1024 | |
261 | #undef CONFIG_SYS_MAXARGS | |
262 | #define CONFIG_SYS_MAXARGS 48 | |
263 | ||
264 | #define CONFIG_SYS_ALT_MEMTEST | |
265 | #define CONFIG_SYS_MEMTEST_START 0x10000000 | |
266 | #define CONFIG_SYS_MEMTEST_END 0x10010000 | |
267 | #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000 | |
268 | ||
269 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
270 | ||
271 | #define CONFIG_CMDLINE_EDITING | |
272 | ||
273 | /* Physical Memory Map */ | |
274 | #define CONFIG_NR_DRAM_BANKS 1 | |
275 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
276 | ||
277 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
278 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
279 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
280 | ||
281 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
282 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
283 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
284 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
285 | ||
e856bdcf | 286 | /* environment organization */ |
592f4aed MK |
287 | |
288 | #define CONFIG_ENV_SIZE (8 * 1024) | |
289 | ||
592f4aed MK |
290 | #if defined(CONFIG_ENV_IS_IN_MMC) |
291 | /* Environment in eMMC, before config block at the end of 1st "boot sector" */ | |
292 | #define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE + \ | |
293 | CONFIG_TDX_CFG_BLOCK_OFFSET) | |
294 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
295 | #define CONFIG_SYS_MMC_ENV_PART 1 | |
296 | #endif | |
297 | ||
298 | #define CONFIG_OF_SYSTEM_SETUP | |
299 | ||
300 | #define CONFIG_CMD_TIME | |
301 | ||
302 | #define CONFIG_SUPPORT_RAW_INITRD | |
303 | ||
592f4aed | 304 | #endif /* __CONFIG_H */ |