]>
Commit | Line | Data |
---|---|---|
5ca9881a | 1 | /* |
8af657d2 | 2 | * (C) Copyright 2005-2008 |
5ca9881a PP |
3 | * Samsung Electronics, |
4 | * Kyungmin Park <kyungmin.park@samsung.com> | |
5 | * | |
6 | * Configuration settings for the 2420 Samsung Apollon board. | |
7 | * | |
8 | * See file CREDITS for list of people who contributed to this | |
9 | * project. | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation; either version 2 of | |
14 | * the License, or (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
24 | * MA 02111-1307 USA | |
25 | */ | |
26 | ||
27 | #ifndef __CONFIG_H | |
28 | #define __CONFIG_H | |
29 | ||
30 | /* | |
31 | * High Level Configuration Options | |
32 | */ | |
33 | #define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */ | |
34 | #define CONFIG_OMAP 1 /* in a TI OMAP core */ | |
35 | #define CONFIG_OMAP2420 1 /* which is in a 2420 */ | |
36 | #define CONFIG_OMAP2420_APOLLON 1 | |
37 | #define CONFIG_APOLLON 1 | |
38 | #define CONFIG_APOLLON_PLUS 1 /* If you have apollon plus 1.x */ | |
39 | ||
40 | /* Clock config to target*/ | |
41 | #define PRCM_CONFIG_I 1 | |
435dc8fc | 42 | /* #define PRCM_CONFIG_II 1 */ |
5ca9881a PP |
43 | |
44 | /* Boot method */ | |
45 | /* uncomment if you use NOR boot */ | |
6d0f6bcf | 46 | /* #define CONFIG_SYS_NOR_BOOT 1 */ |
5ca9881a PP |
47 | |
48 | /* uncomment if you use NOR on CS3 */ | |
6d0f6bcf | 49 | /* #define CONFIG_SYS_USE_NOR 1 */ |
5ca9881a | 50 | |
6d0f6bcf JCPV |
51 | #ifdef CONFIG_SYS_NOR_BOOT |
52 | #undef CONFIG_SYS_USE_NOR | |
53 | #define CONFIG_SYS_USE_NOR 1 | |
5ca9881a PP |
54 | #endif |
55 | ||
8000b086 KP |
56 | /* uncommnet if you want to use UBI */ |
57 | #define CONFIG_SYS_USE_UBI | |
58 | ||
5ca9881a PP |
59 | #include <asm/arch/omap2420.h> /* get chip and board defs */ |
60 | ||
61 | #define V_SCLK 12000000 | |
62 | ||
63 | /* input clock of PLL */ | |
64 | /* the OMAP2420 H4 has 12MHz, 13MHz, or 19.2Mhz crystal input */ | |
65 | #define CONFIG_SYS_CLK_FREQ V_SCLK | |
66 | ||
67 | #undef CONFIG_USE_IRQ /* no support for IRQs */ | |
68 | #define CONFIG_MISC_INIT_R | |
69 | ||
70 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ | |
71 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
72 | #define CONFIG_INITRD_TAG 1 | |
73 | #define CONFIG_REVISION_TAG 1 | |
74 | ||
75 | /* | |
76 | * Size of malloc() pool | |
77 | */ | |
0e8d1586 | 78 | #define CONFIG_ENV_SIZE SZ_128K /* Total Size of Environment Sector */ |
8000b086 KP |
79 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + SZ_1M) |
80 | /* bytes reserved for initial data */ | |
81 | #define CONFIG_SYS_GBL_DATA_SIZE 128 | |
5ca9881a PP |
82 | |
83 | /* | |
84 | * Hardware drivers | |
85 | */ | |
86 | ||
87 | /* | |
88 | * SMC91c96 Etherent | |
89 | */ | |
90 | #define CONFIG_DRIVER_LAN91C96 | |
91 | #define CONFIG_LAN91C96_BASE (APOLLON_CS1_BASE+0x300) | |
92 | #define CONFIG_LAN91C96_EXT_PHY | |
93 | ||
94 | /* | |
95 | * NS16550 Configuration | |
96 | */ | |
97 | #define V_NS16550_CLK (48000000) /* 48MHz (APLL96/2) */ | |
98 | ||
6d0f6bcf JCPV |
99 | #define CONFIG_SYS_NS16550 |
100 | #define CONFIG_SYS_NS16550_SERIAL | |
101 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
102 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK /* 3MHz (1.5MHz*2) */ | |
103 | #define CONFIG_SYS_NS16550_COM1 OMAP2420_UART1 | |
5ca9881a PP |
104 | |
105 | /* | |
106 | * select serial console configuration | |
107 | */ | |
108 | #define CONFIG_SERIAL1 1 /* UART1 on H4 */ | |
109 | ||
435dc8fc | 110 | /* allow to overwrite serial and ethaddr */ |
5ca9881a PP |
111 | #define CONFIG_ENV_OVERWRITE |
112 | #define CONFIG_CONS_INDEX 1 | |
113 | #define CONFIG_BAUDRATE 115200 | |
6d0f6bcf | 114 | #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200} |
5ca9881a | 115 | |
435dc8fc | 116 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ |
5ca9881a PP |
117 | #include <config_cmd_default.h> |
118 | ||
119 | #define CONFIG_CMD_DHCP | |
120 | #define CONFIG_CMD_DIAG | |
121 | #define CONFIG_CMD_ONENAND | |
122 | ||
8000b086 KP |
123 | #ifdef CONFIG_SYS_USE_UBI |
124 | #define CONFIG_CMD_JFFS2 | |
125 | #define CONFIG_CMD_UBI | |
126 | #define CONFIG_RBTREE | |
127 | #define CONFIG_MTD_PARTITIONS | |
128 | #endif | |
129 | ||
74de7aef | 130 | #undef CONFIG_CMD_SOURCE |
5ca9881a | 131 | |
6d0f6bcf | 132 | #ifndef CONFIG_SYS_USE_NOR |
5ca9881a PP |
133 | # undef CONFIG_CMD_FLASH |
134 | # undef CONFIG_CMD_IMLS | |
135 | #endif | |
136 | ||
137 | #define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT | |
138 | ||
139 | #define CONFIG_BOOTDELAY 1 | |
140 | ||
141 | #define CONFIG_NETMASK 255.255.255.0 | |
142 | #define CONFIG_IPADDR 192.168.116.25 | |
143 | #define CONFIG_SERVERIP 192.168.116.1 | |
144 | #define CONFIG_BOOTFILE "uImage" | |
145 | #define CONFIG_ETHADDR 00:0E:99:00:24:20 | |
146 | ||
8000b086 KP |
147 | #ifdef CONFIG_APOLLON_PLUS |
148 | #define CONFIG_SYS_MEM "mem=64M" | |
149 | #else | |
150 | #define CONFIG_SYS_MEM "mem=128" | |
151 | #endif | |
152 | ||
153 | #ifdef CONFIG_SYS_USE_UBI | |
154 | #define CONFIG_SYS_UBI "ubi.mtd=4" | |
5ca9881a | 155 | #else |
8000b086 | 156 | #define CONFIG_SYS_UBI "" |
5ca9881a PP |
157 | #endif |
158 | ||
8000b086 KP |
159 | #define CONFIG_BOOTARGS "root=/dev/nfs rw " CONFIG_SYS_MEM \ |
160 | " console=ttyS0,115200n8" \ | |
161 | " ip=192.168.116.25:192.168.116.1:192.168.116.1:255.255.255.0:" \ | |
162 | "apollon:eth0:off nfsroot=/tftpboot/nfsroot profile=2 " \ | |
163 | CONFIG_SYS_UBI | |
164 | ||
5ca9881a | 165 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
2ae64f51 PP |
166 | "Image=tftp 0x80008000 Image; go 0x80008000\0" \ |
167 | "zImage=tftp 0x80180000 zImage; go 0x80180000\0" \ | |
168 | "uImage=tftp 0x80180000 uImage; bootm 0x80180000\0" \ | |
169 | "uboot=tftp 0x80008000 u-boot.bin; go 0x80008000\0" \ | |
8000b086 KP |
170 | "xloader=tftp 0x80180000 x-load.bin; " \ |
171 | " cp.w 0x80180000 0x00000400 0x1000; go 0x00000400\0" \ | |
2ae64f51 PP |
172 | "syncmode50=mw.w 0x1e442 0xc0c4; mw 0x6800a060 0xe30d1201\0" \ |
173 | "syncmode=mw.w 0x1e442 0xe0f4; mw 0x6800a060 0xe30d1201\0" \ | |
174 | "norboot=cp32 0x18040000 0x80008000 0x200000; go 0x80008000\0" \ | |
8000b086 | 175 | "oneboot=onenand read 0x80008000 0x40000 0x200000; go 0x80008000\0" \ |
5ca9881a | 176 | "onesyncboot=run syncmode oneboot\0" \ |
8000b086 KP |
177 | "updateb=tftp 0x80180000 u-boot-onenand.bin; " \ |
178 | " onenand erase 0x0 0x20000; onenand write 0x80180000 0x0 0x20000\0" \ | |
179 | "ubi=setenv bootargs ${bootargs} ubi.mtd=4 ${mtdparts}; run uImage\0" \ | |
5ca9881a PP |
180 | "bootcmd=run uboot\0" |
181 | ||
182 | /* | |
183 | * Miscellaneous configurable options | |
184 | */ | |
185 | #define V_PROMPT "Apollon # " | |
186 | ||
6d0f6bcf JCPV |
187 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
188 | #define CONFIG_SYS_PROMPT V_PROMPT | |
189 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
5ca9881a | 190 | /* Print Buffer Size */ |
6d0f6bcf JCPV |
191 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) |
192 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
8000b086 KP |
193 | /* Boot Argument Buffer Size */ |
194 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
195 | /* memtest works on */ | |
196 | #define CONFIG_SYS_MEMTEST_START (OMAP2420_SDRC_CS0) | |
6d0f6bcf | 197 | #define CONFIG_SYS_MEMTEST_END (OMAP2420_SDRC_CS0+SZ_31M) |
5ca9881a | 198 | |
8000b086 KP |
199 | /* default load address */ |
200 | #define CONFIG_SYS_LOAD_ADDR (OMAP2420_SDRC_CS0) | |
5ca9881a | 201 | |
435dc8fc WD |
202 | /* The 2420 has 12 GP timers, they can be driven by the SysClk (12/13/19.2) |
203 | * or by 32KHz clk, or from external sig. This rate is divided by a local | |
5ca9881a PP |
204 | * divisor. |
205 | */ | |
6d0f6bcf | 206 | #define CONFIG_SYS_TIMERBASE OMAP2420_GPT2 |
81472d89 LM |
207 | #define CONFIG_SYS_PTV 7 /* 2^(PTV+1) */ |
208 | #define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PTV)) | |
5ca9881a PP |
209 | |
210 | /*----------------------------------------------------------------------- | |
211 | * Stack sizes | |
212 | * | |
435dc8fc | 213 | * The stack sizes are set up in start.S using the settings below |
5ca9881a PP |
214 | */ |
215 | #define CONFIG_STACKSIZE SZ_128K /* regular stack */ | |
216 | #ifdef CONFIG_USE_IRQ | |
217 | # define CONFIG_STACKSIZE_IRQ SZ_4K /* IRQ stack */ | |
218 | # define CONFIG_STACKSIZE_FIQ SZ_4K /* FIQ stack */ | |
219 | #endif | |
220 | ||
221 | /*----------------------------------------------------------------------- | |
222 | * Physical Memory Map | |
223 | */ | |
224 | #define CONFIG_NR_DRAM_BANKS 1 /* CS1 may or may not be populated */ | |
225 | #define PHYS_SDRAM_1 OMAP2420_SDRC_CS0 | |
226 | #define PHYS_SDRAM_1_SIZE SZ_128M | |
227 | #define PHYS_SDRAM_2 OMAP2420_SDRC_CS1 | |
228 | ||
229 | /*----------------------------------------------------------------------- | |
230 | * FLASH and environment organization | |
231 | */ | |
6d0f6bcf | 232 | #ifdef CONFIG_SYS_USE_NOR |
5ca9881a | 233 | /* OneNAND boot, NOR has CS3, But NOR has CS0 when NOR boot */ |
6d0f6bcf JCPV |
234 | # define CONFIG_SYS_FLASH_BASE 0x18000000 |
235 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
236 | # define CONFIG_SYS_MAX_FLASH_SECT 1024 | |
5ca9881a | 237 | /*----------------------------------------------------------------------- |
5ca9881a PP |
238 | * CFI FLASH driver setup |
239 | */ | |
8000b086 KP |
240 | /* Flash memory is CFI compliant */ |
241 | # define CONFIG_SYS_FLASH_CFI 1 | |
00b1883a | 242 | # define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */ |
8000b086 KP |
243 | /* Use buffered writes (~10x faster) */ |
244 | /* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 */ | |
245 | /* Use h/w sector protection*/ | |
246 | # define CONFIG_SYS_FLASH_PROTECTION 1 | |
5ca9881a | 247 | |
6d0f6bcf JCPV |
248 | #else /* !CONFIG_SYS_USE_NOR */ |
249 | # define CONFIG_SYS_NO_FLASH 1 | |
250 | #endif /* CONFIG_SYS_USE_NOR */ | |
5ca9881a PP |
251 | |
252 | /* OneNAND boot, OneNAND has CS0, NOR boot ONeNAND has CS2 */ | |
6d0f6bcf | 253 | #define CONFIG_SYS_ONENAND_BASE 0x00000000 |
9656138f | 254 | #define CONFIG_ENV_IS_IN_ONENAND 1 |
0e8d1586 | 255 | #define CONFIG_ENV_ADDR 0x00020000 |
5ca9881a | 256 | |
8000b086 | 257 | #ifdef CONFIG_SYS_USE_UBI |
68d7d651 | 258 | #define CONFIG_CMD_MTDPARTS |
8000b086 KP |
259 | #define MTDIDS_DEFAULT "onenand0=onenand" |
260 | #define MTDPARTS_DEFAULT "mtdparts=onenand:128k(bootloader)," \ | |
261 | "128k(params)," \ | |
262 | "2m(kernel)," \ | |
263 | "16m(rootfs)," \ | |
264 | "32m(fs)," \ | |
265 | "-(ubifs)" | |
266 | #endif | |
267 | ||
5ca9881a | 268 | #endif /* __CONFIG_H */ |