]>
Commit | Line | Data |
---|---|---|
6b443944 HS |
1 | /* |
2 | * Copyright (C) 2006 Atmel Corporation | |
3 | * | |
4 | * Configuration settings for the AVR32 Network Gateway | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
6b443944 HS |
7 | */ |
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
5d73bc7a | 11 | #include <asm/arch/hardware.h> |
a23e277c | 12 | |
b78431a4 AB |
13 | #define CONFIG_AT32AP |
14 | #define CONFIG_AT32AP7000 | |
15 | #define CONFIG_ATNGW100 | |
6b443944 | 16 | |
fb1e3eb9 AB |
17 | #define CONFIG_BOARD_EARLY_INIT_F |
18 | #define CONFIG_BOARD_EARLY_INIT_R | |
19 | ||
6b443944 HS |
20 | /* |
21 | * Set up the PLL to run at 140 MHz, the CPU to run at the PLL | |
22 | * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency | |
23 | * and the PBA bus to run at 1/4 the PLL frequency. | |
24 | */ | |
b78431a4 AB |
25 | #define CONFIG_PLL |
26 | #define CONFIG_SYS_POWER_MANAGER | |
6d0f6bcf JCPV |
27 | #define CONFIG_SYS_OSC0_HZ 20000000 |
28 | #define CONFIG_SYS_PLL0_DIV 1 | |
29 | #define CONFIG_SYS_PLL0_MUL 7 | |
30 | #define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16 | |
31 | #define CONFIG_SYS_CLKDIV_CPU 0 | |
32 | #define CONFIG_SYS_CLKDIV_HSB 1 | |
33 | #define CONFIG_SYS_CLKDIV_PBA 2 | |
34 | #define CONFIG_SYS_CLKDIV_PBB 1 | |
6b443944 | 35 | |
1f36f73f HS |
36 | /* Reserve VM regions for SDRAM and NOR flash */ |
37 | #define CONFIG_SYS_NR_VM_REGIONS 2 | |
38 | ||
6b443944 HS |
39 | /* |
40 | * The PLLOPT register controls the PLL like this: | |
41 | * icp = PLLOPT<2> | |
42 | * ivco = PLLOPT<1:0> | |
43 | * | |
44 | * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz). | |
45 | */ | |
6d0f6bcf | 46 | #define CONFIG_SYS_PLL0_OPT 0x04 |
6b443944 | 47 | |
f4278b71 AB |
48 | #define CONFIG_USART_BASE ATMEL_BASE_USART1 |
49 | #define CONFIG_USART_ID 1 | |
6b443944 | 50 | /* User serviceable stuff */ |
b78431a4 | 51 | #define CONFIG_DOS_PARTITION |
6b443944 | 52 | |
b78431a4 AB |
53 | #define CONFIG_CMDLINE_TAG |
54 | #define CONFIG_SETUP_MEMORY_TAGS | |
55 | #define CONFIG_INITRD_TAG | |
6b443944 HS |
56 | |
57 | #define CONFIG_STACKSIZE (2048) | |
58 | ||
59 | #define CONFIG_BAUDRATE 115200 | |
60 | #define CONFIG_BOOTARGS \ | |
61 | "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2" | |
62 | #define CONFIG_BOOTCOMMAND \ | |
63 | "fsload; bootm" | |
64 | ||
6b443944 HS |
65 | |
66 | /* | |
67 | * After booting the board for the first time, new ethernet addresses | |
68 | * should be generated and assigned to the environment variables | |
69 | * "ethaddr" and "eth1addr". This is normally done during production. | |
70 | */ | |
b78431a4 | 71 | #define CONFIG_OVERWRITE_ETHADDR_ONCE |
6b443944 HS |
72 | |
73 | /* | |
74 | * BOOTP/DHCP options | |
75 | */ | |
76 | #define CONFIG_BOOTP_SUBNETMASK | |
77 | #define CONFIG_BOOTP_GATEWAY | |
78 | ||
6b443944 HS |
79 | /* |
80 | * Command line configuration. | |
81 | */ | |
6b443944 | 82 | #define CONFIG_CMD_JFFS2 |
55ac7a74 | 83 | |
b78431a4 AB |
84 | #define CONFIG_ATMEL_USART |
85 | #define CONFIG_MACB | |
86 | #define CONFIG_PORTMUX_PIO | |
6d0f6bcf | 87 | #define CONFIG_SYS_NR_PIOS 5 |
b78431a4 AB |
88 | #define CONFIG_SYS_HSDRAMC |
89 | #define CONFIG_MMC | |
72fa4679 SS |
90 | #define CONFIG_GENERIC_ATMEL_MCI |
91 | #define CONFIG_GENERIC_MMC | |
b78431a4 | 92 | #define CONFIG_ATMEL_SPI |
5f723a3b | 93 | |
6d0f6bcf JCPV |
94 | #define CONFIG_SYS_DCACHE_LINESZ 32 |
95 | #define CONFIG_SYS_ICACHE_LINESZ 32 | |
6b443944 HS |
96 | |
97 | #define CONFIG_NR_DRAM_BANKS 1 | |
98 | ||
b78431a4 AB |
99 | #define CONFIG_SYS_FLASH_CFI |
100 | #define CONFIG_FLASH_CFI_DRIVER | |
6b443944 | 101 | |
6d0f6bcf JCPV |
102 | #define CONFIG_SYS_FLASH_BASE 0x00000000 |
103 | #define CONFIG_SYS_FLASH_SIZE 0x800000 | |
104 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
105 | #define CONFIG_SYS_MAX_FLASH_SECT 135 | |
6b443944 | 106 | |
6d0f6bcf | 107 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE |
da484372 | 108 | #define CONFIG_SYS_TEXT_BASE 0x00000000 |
6b443944 | 109 | |
6d0f6bcf JCPV |
110 | #define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE |
111 | #define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE | |
112 | #define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE | |
6b443944 | 113 | |
b78431a4 | 114 | #define CONFIG_ENV_IS_IN_FLASH |
0e8d1586 | 115 | #define CONFIG_ENV_SIZE 65536 |
6d0f6bcf | 116 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE) |
6b443944 | 117 | |
6d0f6bcf | 118 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE) |
6b443944 | 119 | |
6d0f6bcf | 120 | #define CONFIG_SYS_MALLOC_LEN (256*1024) |
6b443944 HS |
121 | |
122 | /* Allow 4MB for the kernel run-time image */ | |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000) |
124 | #define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024) | |
6b443944 HS |
125 | |
126 | /* Other configuration settings that shouldn't have to change all that often */ | |
6d0f6bcf JCPV |
127 | #define CONFIG_SYS_CBSIZE 256 |
128 | #define CONFIG_SYS_MAXARGS 16 | |
129 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
b78431a4 | 130 | #define CONFIG_SYS_LONGHELP |
6b443944 | 131 | |
6d0f6bcf JCPV |
132 | #define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE |
133 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000) | |
2bcacc2d | 134 | |
6d0f6bcf | 135 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 } |
6b443944 HS |
136 | |
137 | #endif /* __CONFIG_H */ |