]>
Commit | Line | Data |
---|---|---|
10da95a1 MV |
1 | /* |
2 | * Balloon3 configuration file | |
3 | * | |
4 | * Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com> | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
10da95a1 MV |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
12 | /* | |
13 | * High Level Board Configuration Options | |
14 | */ | |
abc20aba | 15 | #define CONFIG_CPU_PXA27X 1 /* Marvell PXA270 CPU */ |
44d6db6f | 16 | #define CONFIG_BALLOON3 1 /* Balloon3 board */ |
10da95a1 MV |
17 | |
18 | /* | |
19 | * Environment settings | |
20 | */ | |
21 | #define CONFIG_ENV_OVERWRITE | |
22 | #define CONFIG_SYS_MALLOC_LEN (128*1024) | |
20ae5193 | 23 | #define CONFIG_ARCH_CPU_INIT |
10da95a1 | 24 | #define CONFIG_BOOTCOMMAND \ |
20ae5193 | 25 | "fpga load 0x0 0x50000 0x62638; " \ |
10da95a1 MV |
26 | "if usb reset && fatload usb 0 0xa4000000 uImage; then " \ |
27 | "bootm 0xa4000000; " \ | |
28 | "fi; " \ | |
20ae5193 | 29 | "bootm 0xd0000;" |
10da95a1 MV |
30 | #define CONFIG_BOOTARGS "console=tty0 console=ttyS2,115200" |
31 | #define CONFIG_TIMESTAMP | |
32 | #define CONFIG_BOOTDELAY 2 /* Autoboot delay */ | |
33 | #define CONFIG_CMDLINE_TAG | |
34 | #define CONFIG_SETUP_MEMORY_TAGS | |
20ae5193 | 35 | #define CONFIG_SYS_TEXT_BASE 0x0 |
10da95a1 MV |
36 | #define CONFIG_LZMA /* LZMA compression support */ |
37 | ||
38 | /* | |
39 | * Serial Console Configuration | |
40 | */ | |
41 | #define CONFIG_PXA_SERIAL | |
42 | #define CONFIG_STUART 1 | |
ce6971cd | 43 | #define CONFIG_CONS_INDEX 2 |
10da95a1 | 44 | #define CONFIG_BAUDRATE 115200 |
10da95a1 MV |
45 | |
46 | /* | |
47 | * Bootloader Components Configuration | |
48 | */ | |
49 | #include <config_cmd_default.h> | |
50 | ||
51 | #undef CONFIG_CMD_NET | |
6d8962e8 | 52 | #undef CONFIG_CMD_NFS |
10da95a1 MV |
53 | #undef CONFIG_CMD_ENV |
54 | #undef CONFIG_CMD_IMLS | |
55 | #define CONFIG_CMD_USB | |
56 | #define CONFIG_CMD_FPGA | |
64e809af | 57 | #define CONFIG_CMD_FPGA_LOADMK |
10da95a1 MV |
58 | #undef CONFIG_LCD |
59 | ||
60 | /* | |
61 | * KGDB | |
62 | */ | |
63 | #ifdef CONFIG_CMD_KGDB | |
64 | #define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port speed */ | |
10da95a1 MV |
65 | #endif |
66 | ||
67 | /* | |
68 | * HUSH Shell Configuration | |
69 | */ | |
70 | #define CONFIG_SYS_HUSH_PARSER 1 | |
10da95a1 MV |
71 | |
72 | #define CONFIG_SYS_LONGHELP | |
73 | #ifdef CONFIG_SYS_HUSH_PARSER | |
74 | #define CONFIG_SYS_PROMPT "$ " | |
75 | #else | |
10da95a1 MV |
76 | #endif |
77 | #define CONFIG_SYS_CBSIZE 256 | |
78 | #define CONFIG_SYS_PBSIZE \ | |
79 | (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) | |
80 | #define CONFIG_SYS_MAXARGS 16 | |
81 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
82 | #define CONFIG_SYS_DEVICE_NULLDEV 1 | |
83 | ||
84 | /* | |
85 | * Clock Configuration | |
86 | */ | |
10da95a1 MV |
87 | #define CONFIG_SYS_CPUSPEED 0x290 /* 520MHz */ |
88 | ||
10da95a1 MV |
89 | /* |
90 | * DRAM Map | |
91 | */ | |
44d6db6f | 92 | #define CONFIG_NR_DRAM_BANKS 3 /* 3 banks of DRAM */ |
10da95a1 MV |
93 | #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */ |
94 | #define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */ | |
95 | #define PHYS_SDRAM_2 0xb0000000 /* SDRAM Bank #2 */ | |
96 | #define PHYS_SDRAM_2_SIZE 0x08000000 /* 128 MB */ | |
44d6db6f | 97 | #define PHYS_SDRAM_3 0x80000000 /* SDRAM Bank #3 */ |
10da95a1 MV |
98 | #define PHYS_SDRAM_3_SIZE 0x08000000 /* 128 MB */ |
99 | ||
100 | #define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */ | |
101 | #define CONFIG_SYS_DRAM_SIZE 0x18000000 /* 384 MB DRAM */ | |
102 | ||
103 | #define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */ | |
104 | #define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */ | |
105 | ||
106 | #define CONFIG_SYS_LOAD_ADDR 0xa1000000 | |
107 | ||
6ef6eb91 | 108 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
20ae5193 | 109 | #define CONFIG_SYS_INIT_SP_ADDR \ |
25ddd1fb | 110 | (PHYS_SDRAM_1 + GENERATED_GBL_DATA_SIZE + 2048) |
6ef6eb91 | 111 | |
10da95a1 MV |
112 | /* |
113 | * NOR FLASH | |
114 | */ | |
115 | #ifdef CONFIG_CMD_FLASH | |
116 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ | |
117 | #define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */ | |
118 | #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 | |
119 | ||
120 | #define CONFIG_SYS_FLASH_CFI | |
121 | #define CONFIG_FLASH_CFI_DRIVER 1 | |
122 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT | |
123 | ||
124 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
125 | #define CONFIG_SYS_MAX_FLASH_SECT 256 | |
126 | ||
127 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 | |
128 | ||
f90aea2a MV |
129 | #define CONFIG_SYS_FLASH_ERASE_TOUT 240000 |
130 | #define CONFIG_SYS_FLASH_WRITE_TOUT 240000 | |
131 | #define CONFIG_SYS_FLASH_LOCK_TOUT 240000 | |
132 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT 240000 | |
10da95a1 MV |
133 | #define CONFIG_SYS_FLASH_PROTECTION |
134 | #define CONFIG_ENV_IS_IN_FLASH | |
135 | #else | |
136 | #define CONFIG_SYS_NO_FLASH | |
50dea462 | 137 | #define CONFIG_ENV_IS_NOWHERE |
10da95a1 MV |
138 | #endif |
139 | ||
140 | #define CONFIG_SYS_MONITOR_BASE 0x000000 | |
141 | #define CONFIG_SYS_MONITOR_LEN 0x40000 | |
142 | ||
143 | #define CONFIG_ENV_SIZE 0x2000 | |
144 | #define CONFIG_ENV_ADDR 0x40000 | |
145 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
146 | ||
147 | /* | |
148 | * GPIO settings | |
149 | */ | |
150 | #define CONFIG_SYS_GPSR0_VAL 0x307dc7fd | |
151 | #define CONFIG_SYS_GPSR1_VAL 0x03cffa4e | |
152 | #define CONFIG_SYS_GPSR2_VAL 0x7131c000 | |
153 | #define CONFIG_SYS_GPSR3_VAL 0x01e1f3ff | |
154 | ||
155 | #define CONFIG_SYS_GPCR0_VAL 0x0 | |
156 | #define CONFIG_SYS_GPCR1_VAL 0x0 | |
157 | #define CONFIG_SYS_GPCR2_VAL 0x0 | |
158 | #define CONFIG_SYS_GPCR3_VAL 0x0 | |
159 | ||
160 | #define CONFIG_SYS_GPDR0_VAL 0xc0f98e02 | |
161 | #define CONFIG_SYS_GPDR1_VAL 0xfcffa8b7 | |
162 | #define CONFIG_SYS_GPDR2_VAL 0x22e3ffff | |
163 | #define CONFIG_SYS_GPDR3_VAL 0x000201fe | |
164 | ||
165 | #define CONFIG_SYS_GAFR0_L_VAL 0x96c00000 | |
166 | #define CONFIG_SYS_GAFR0_U_VAL 0xa5e5459b | |
167 | #define CONFIG_SYS_GAFR1_L_VAL 0x699b759a | |
168 | #define CONFIG_SYS_GAFR1_U_VAL 0xaaa5a5aa | |
169 | #define CONFIG_SYS_GAFR2_L_VAL 0xaaaaaaaa | |
170 | #define CONFIG_SYS_GAFR2_U_VAL 0x01f9a6aa | |
171 | #define CONFIG_SYS_GAFR3_L_VAL 0x54510003 | |
172 | #define CONFIG_SYS_GAFR3_U_VAL 0x00001599 | |
173 | ||
174 | #define CONFIG_SYS_PSSR_VAL 0x30 | |
175 | ||
176 | /* | |
177 | * Clock settings | |
178 | */ | |
179 | #define CONFIG_SYS_CKEN 0xffffffff | |
180 | #define CONFIG_SYS_CCCR 0x00000290 | |
181 | ||
182 | /* | |
183 | * Memory settings | |
184 | */ | |
185 | #define CONFIG_SYS_MSC0_VAL 0x7ff07ff8 | |
186 | #define CONFIG_SYS_MSC1_VAL 0x7ff07ff0 | |
187 | #define CONFIG_SYS_MSC2_VAL 0x74a42491 | |
188 | #define CONFIG_SYS_MDCNFG_VAL 0x89d309d3 | |
189 | #define CONFIG_SYS_MDREFR_VAL 0x001d8018 | |
190 | #define CONFIG_SYS_MDMRS_VAL 0x00220022 | |
191 | #define CONFIG_SYS_FLYCNFG_VAL 0x00000000 | |
192 | #define CONFIG_SYS_SXCNFG_VAL 0x00000000 | |
10da95a1 MV |
193 | |
194 | /* | |
195 | * PCMCIA and CF Interfaces | |
196 | */ | |
197 | #define CONFIG_SYS_MECR_VAL 0x00000000 | |
198 | #define CONFIG_SYS_MCMEM0_VAL 0x00014307 | |
199 | #define CONFIG_SYS_MCMEM1_VAL 0x00014307 | |
200 | #define CONFIG_SYS_MCATT0_VAL 0x0001c787 | |
201 | #define CONFIG_SYS_MCATT1_VAL 0x0001c787 | |
202 | #define CONFIG_SYS_MCIO0_VAL 0x0001430f | |
203 | #define CONFIG_SYS_MCIO1_VAL 0x0001430f | |
204 | ||
205 | /* | |
206 | * LCD | |
207 | */ | |
208 | #ifdef CONFIG_LCD | |
209 | #define CONFIG_BALLOON3LCD | |
210 | #define CONFIG_VIDEO_LOGO | |
211 | #define CONFIG_CMD_BMP | |
212 | #define CONFIG_SPLASH_SCREEN | |
213 | #define CONFIG_SPLASH_SCREEN_ALIGN | |
214 | #define CONFIG_VIDEO_BMP_GZIP | |
215 | #define CONFIG_VIDEO_BMP_RLE8 | |
216 | #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) | |
217 | #endif | |
218 | ||
219 | /* | |
220 | * USB | |
221 | */ | |
222 | #ifdef CONFIG_CMD_USB | |
223 | #define CONFIG_USB_OHCI_NEW | |
224 | #define CONFIG_SYS_USB_OHCI_CPU_INIT | |
225 | #define CONFIG_SYS_USB_OHCI_BOARD_INIT | |
226 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 | |
227 | #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x4C000000 | |
228 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "balloon3" | |
229 | #define CONFIG_USB_STORAGE | |
230 | #define CONFIG_DOS_PARTITION | |
231 | #define CONFIG_CMD_FAT | |
232 | #define CONFIG_CMD_EXT2 | |
233 | #endif | |
234 | ||
235 | /* | |
236 | * FPGA | |
237 | */ | |
238 | #ifdef CONFIG_CMD_FPGA | |
239 | #define CONFIG_FPGA | |
240 | #define CONFIG_FPGA_XILINX | |
241 | #define CONFIG_FPGA_SPARTAN3 | |
242 | #define CONFIG_SYS_FPGA_PROG_FEEDBACK | |
243 | #define CONFIG_SYS_FPGA_WAIT 1000 | |
244 | #define CONFIG_MAX_FPGA_DEVICES 1 | |
245 | #endif | |
246 | ||
247 | #endif /* __CONFIG_H */ |