]> git.ipfire.org Git - thirdparty/u-boot.git/blame - include/configs/cgtqmx6eval.h
cgtqmx6eval: Add ESDHC3 support
[thirdparty/u-boot.git] / include / configs / cgtqmx6eval.h
CommitLineData
9b75bad0
SL
1/*
2 *
3 * Congatec Conga-QEVAl board configuration file.
4 *
5 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
6 * Based on Freescale i.MX6Q Sabre Lite board configuration file.
7 * Copyright (C) 2013, Adeneo Embedded <www.adeneo-embedded.com>
8 * Leo Sartre, <lsartre@adeneo-embedded.com>
9 *
1a459660 10 * SPDX-License-Identifier: GPL-2.0+
9b75bad0
SL
11 */
12
13#ifndef __CONFIG_CGTQMX6EVAL_H
14#define __CONFIG_CGTQMX6EVAL_H
15
9b75bad0
SL
16#include "mx6_common.h"
17
9b75bad0
SL
18#define CONFIG_MACH_TYPE 4122
19
9b75bad0
SL
20/* Size of malloc() pool */
21#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
22
23#define CONFIG_BOARD_EARLY_INIT_F
24#define CONFIG_MISC_INIT_R
9b75bad0
SL
25
26#define CONFIG_MXC_UART
27#define CONFIG_MXC_UART_BASE UART2_BASE
28
29/* MMC Configs */
9b75bad0
SL
30#define CONFIG_SYS_FSL_ESDHC_ADDR 0
31
9b75bad0
SL
32/* Miscellaneous commands */
33#define CONFIG_CMD_BMODE
34
9b75bad0
SL
35#define CONFIG_DEFAULT_FDT_FILE "imx6q-congatec.dtb"
36
37#define CONFIG_EXTRA_ENV_SETTINGS \
38 "script=boot.scr\0" \
4ac0c2bf 39 "image=zImage\0" \
9b75bad0
SL
40 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
41 "boot_dir=/boot\0" \
42 "console=ttymxc1\0" \
43 "fdt_high=0xffffffff\0" \
44 "initrd_high=0xffffffff\0" \
6584a1b5 45 "fdt_addr=0x18000000\0" \
9b75bad0
SL
46 "boot_fdt=try\0" \
47 "mmcdev=1\0" \
48 "mmcpart=1\0" \
49 "mmcroot=/dev/mmcblk0p1 rootwait rw\0" \
50 "mmcargs=setenv bootargs console=${console},${baudrate} " \
51 "root=${mmcroot}\0" \
52 "loadbootscript=" \
53 "ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
54 "bootscript=echo Running bootscript from mmc ...; " \
55 "source\0" \
4ac0c2bf
OS
56 "loadimage=ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} " \
57 "${boot_dir}/${image}\0" \
9b75bad0
SL
58 "loadfdt=ext2load mmc ${mmcdev}:${mmcpart} ${fdt_addr} " \
59 "${boot_dir}/${fdt_file}\0" \
60 "mmcboot=echo Booting from mmc ...; " \
61 "run mmcargs; " \
62 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
63 "if run loadfdt; then " \
4ac0c2bf 64 "bootz ${loadaddr} - ${fdt_addr}; " \
9b75bad0
SL
65 "else " \
66 "if test ${boot_fdt} = try; then " \
4ac0c2bf 67 "bootz; " \
9b75bad0
SL
68 "else " \
69 "echo WARN: Cannot load the DT; " \
70 "fi; " \
71 "fi; " \
72 "else " \
4ac0c2bf 73 "bootz; " \
9b75bad0
SL
74 "fi;\0"
75
76#define CONFIG_BOOTCOMMAND \
77 "mmc dev ${mmcdev};" \
78 "mmc dev ${mmcdev}; if mmc rescan; then " \
79 "if run loadbootscript; then " \
80 "run bootscript; " \
81 "else " \
4ac0c2bf 82 "if run loadimage; then " \
9b75bad0
SL
83 "run mmcboot; " \
84 "else "\
85 "echo ERR: Fail to boot from mmc; " \
86 "fi; " \
87 "fi; " \
88 "else echo ERR: Fail to boot from mmc; fi"
89
9b75bad0
SL
90#define CONFIG_SYS_MEMTEST_START 0x10000000
91#define CONFIG_SYS_MEMTEST_END 0x10010000
92#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
93
9b75bad0
SL
94/* Physical Memory Map */
95#define CONFIG_NR_DRAM_BANKS 1
96#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
97#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
98
99#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
100#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
101#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
102
103#define CONFIG_SYS_INIT_SP_OFFSET \
104 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
105#define CONFIG_SYS_INIT_SP_ADDR \
106 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
107
056845c2 108/* Environment organization */
9b75bad0
SL
109#define CONFIG_ENV_SIZE (8 * 1024)
110
111#define CONFIG_ENV_IS_IN_MMC
112
113#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
114#define CONFIG_SYS_MMC_ENV_DEV 0
115
9b75bad0 116#endif /* __CONFIG_CGTQMX6EVAL_H */