]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
0299c90f SR |
2 | /* |
3 | * Copyright (C) 2015 Stefan Roese <sr@denx.de> | |
0299c90f SR |
4 | */ |
5 | ||
6 | #ifndef _CONFIG_CLEARFOG_H | |
7 | #define _CONFIG_CLEARFOG_H | |
8 | ||
1af3c7f4 SG |
9 | #include <linux/stringify.h> |
10 | ||
0299c90f SR |
11 | /* |
12 | * High Level Configuration Options (easy to change) | |
13 | */ | |
0299c90f | 14 | |
0299c90f SR |
15 | /* |
16 | * TEXT_BASE needs to be below 16MiB, since this area is scrubbed | |
17 | * for DDR ECC byte filling in the SPL before loading the main | |
18 | * U-Boot into it. | |
19 | */ | |
0299c90f | 20 | |
0299c90f SR |
21 | #define CONFIG_ENV_MIN_ENTRIES 128 |
22 | ||
23 | /* Environment in MMC */ | |
0299c90f SR |
24 | /* |
25 | * For SD - reserve 1 LBA for MBR + 1M for u-boot image. The MMC/eMMC | |
26 | * boot image starts @ LBA-0. | |
27 | * As result in MMC/eMMC case it will be a 1 sector gap between u-boot | |
28 | * image and environment | |
29 | */ | |
0299c90f | 30 | |
0299c90f SR |
31 | #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */ |
32 | ||
33 | /* PCIe support */ | |
34 | #ifndef CONFIG_SPL_BUILD | |
0299c90f SR |
35 | #define CONFIG_PCI_SCAN_SHOW |
36 | #endif | |
37 | ||
d6db446f JN |
38 | /* SATA support */ |
39 | #ifdef CONFIG_SCSI | |
40 | #define CONFIG_SCSI_AHCI_PLAT | |
41 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1 | |
42 | #define CONFIG_SYS_SCSI_MAX_LUN 1 | |
d6db446f JN |
43 | #endif |
44 | ||
0299c90f | 45 | /* Keep device tree and initrd in lower memory so the kernel can access them */ |
f3d9ec2a | 46 | #define RELOCATION_LIMITS_ENV_SETTINGS \ |
0299c90f SR |
47 | "fdt_high=0x10000000\0" \ |
48 | "initrd_high=0x10000000\0" | |
49 | ||
50 | /* SPL */ | |
0299c90f SR |
51 | |
52 | /* Defines for SPL */ | |
0299c90f | 53 | #define CONFIG_SPL_SIZE (140 << 10) |
1dcbcc71 | 54 | #define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - (CONFIG_SPL_TEXT_BASE - 0x40000000)) |
0299c90f SR |
55 | |
56 | #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE) | |
57 | #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10) | |
58 | ||
59 | #ifdef CONFIG_SPL_BUILD | |
60 | #define CONFIG_SYS_MALLOC_SIMPLE | |
61 | #endif | |
62 | ||
63 | #define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10)) | |
64 | #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4) | |
65 | ||
2a85fdad | 66 | #if defined(CONFIG_MVEBU_SPL_BOOT_DEVICE_MMC) || defined(CONFIG_MVEBU_SPL_BOOT_DEVICE_SATA) |
0299c90f | 67 | /* SPL related MMC defines */ |
0299c90f SR |
68 | #ifdef CONFIG_SPL_BUILD |
69 | #define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */ | |
70 | #endif | |
71 | #endif | |
72 | ||
0299c90f SR |
73 | /* |
74 | * mv-common.h should be defined after CMD configs since it used them | |
75 | * to enable certain macros | |
76 | */ | |
77 | #include "mv-common.h" | |
78 | ||
f3d9ec2a PW |
79 | /* Include the common distro boot environment */ |
80 | #ifndef CONFIG_SPL_BUILD | |
f3d9ec2a PW |
81 | |
82 | #ifdef CONFIG_MMC | |
83 | #define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0) | |
84 | #else | |
85 | #define BOOT_TARGET_DEVICES_MMC(func) | |
86 | #endif | |
87 | ||
88 | #ifdef CONFIG_USB_STORAGE | |
89 | #define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0) | |
90 | #else | |
91 | #define BOOT_TARGET_DEVICES_USB(func) | |
92 | #endif | |
93 | ||
cecf38a7 JJ |
94 | #ifndef CONFIG_SCSI |
95 | #define BOOT_TARGET_DEVICES_SCSI_BUS0(func) | |
96 | #define BOOT_TARGET_DEVICES_SCSI_BUS1(func) | |
97 | #define BOOT_TARGET_DEVICES_SCSI_BUS2(func) | |
bd02fd29 | 98 | #else |
cecf38a7 JJ |
99 | /* |
100 | * With SCSI enabled, M.2 SATA is always located on bus 0 | |
101 | */ | |
102 | #define BOOT_TARGET_DEVICES_SCSI_BUS0(func) func(SCSI, scsi, 0) | |
103 | ||
104 | /* | |
105 | * Either one or both mPCIe slots may be configured as mSATA interfaces. The | |
106 | * SCSI bus ids are assigned based on sequence of hardware present, not always | |
107 | * tied to hardware slot ids. As such, use second SCSI bus if either slot is | |
108 | * set for SATA, and only use third SCSI bus if both slots are SATA enabled. | |
109 | */ | |
110 | #if defined (CONFIG_CLEARFOG_CON2_SATA) || defined (CONFIG_CLEARFOG_CON3_SATA) | |
111 | #define BOOT_TARGET_DEVICES_SCSI_BUS1(func) func(SCSI, scsi, 1) | |
112 | #else | |
113 | #define BOOT_TARGET_DEVICES_SCSI_BUS1(func) | |
114 | #endif | |
115 | ||
116 | #if defined (CONFIG_CLEARFOG_CON2_SATA) && defined (CONFIG_CLEARFOG_CON3_SATA) | |
117 | #define BOOT_TARGET_DEVICES_SCSI_BUS2(func) func(SCSI, scsi, 2) | |
118 | #else | |
119 | #define BOOT_TARGET_DEVICES_SCSI_BUS2(func) | |
bd02fd29 JJ |
120 | #endif |
121 | ||
cecf38a7 JJ |
122 | #endif /* CONFIG_SCSI */ |
123 | ||
124 | /* | |
125 | * The SCSI buses are attempted in increasing bus order, there is no current | |
126 | * mechanism to alter the default bus priority order for booting. | |
127 | */ | |
f3d9ec2a PW |
128 | #define BOOT_TARGET_DEVICES(func) \ |
129 | BOOT_TARGET_DEVICES_MMC(func) \ | |
130 | BOOT_TARGET_DEVICES_USB(func) \ | |
cecf38a7 JJ |
131 | BOOT_TARGET_DEVICES_SCSI_BUS0(func) \ |
132 | BOOT_TARGET_DEVICES_SCSI_BUS1(func) \ | |
133 | BOOT_TARGET_DEVICES_SCSI_BUS2(func) \ | |
f3d9ec2a PW |
134 | func(PXE, pxe, na) \ |
135 | func(DHCP, dhcp, na) | |
136 | ||
137 | #define KERNEL_ADDR_R __stringify(0x800000) | |
138 | #define FDT_ADDR_R __stringify(0x100000) | |
139 | #define RAMDISK_ADDR_R __stringify(0x1800000) | |
140 | #define SCRIPT_ADDR_R __stringify(0x200000) | |
141 | #define PXEFILE_ADDR_R __stringify(0x300000) | |
142 | ||
143 | #define LOAD_ADDRESS_ENV_SETTINGS \ | |
144 | "kernel_addr_r=" KERNEL_ADDR_R "\0" \ | |
145 | "fdt_addr_r=" FDT_ADDR_R "\0" \ | |
146 | "ramdisk_addr_r=" RAMDISK_ADDR_R "\0" \ | |
147 | "scriptaddr=" SCRIPT_ADDR_R "\0" \ | |
148 | "pxefile_addr_r=" PXEFILE_ADDR_R "\0" | |
149 | ||
150 | #include <config_distro_bootcmd.h> | |
151 | ||
152 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
153 | RELOCATION_LIMITS_ENV_SETTINGS \ | |
154 | LOAD_ADDRESS_ENV_SETTINGS \ | |
f3d9ec2a PW |
155 | "console=ttyS0,115200\0" \ |
156 | BOOTENV | |
157 | ||
158 | #endif /* CONFIG_SPL_BUILD */ | |
159 | ||
0299c90f | 160 | #endif /* _CONFIG_CLEARFOG_H */ |