]>
Commit | Line | Data |
---|---|---|
c74b2108 SK |
1 | /* |
2 | * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net> | |
3 | * | |
3765b3e7 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
c74b2108 SK |
5 | */ |
6 | ||
7 | #ifndef __CONFIG_H | |
8 | #define __CONFIG_H | |
c74b2108 SK |
9 | |
10 | /*=======*/ | |
11 | /* Board */ | |
12 | /*=======*/ | |
13 | #define SCHMOOGIE | |
6d0f6bcf JCPV |
14 | #define CONFIG_SYS_NAND_LARGEPAGE |
15 | #define CONFIG_SYS_USE_NAND | |
0647508d CR |
16 | #define MACH_TYPE_SCHMOOGIE 1255 |
17 | #define CONFIG_MACH_TYPE MACH_TYPE_SCHMOOGIE | |
18 | ||
c74b2108 SK |
19 | /*===================*/ |
20 | /* SoC Configuration */ | |
21 | /*===================*/ | |
22 | #define CONFIG_ARM926EJS /* arm926ejs CPU core */ | |
6d0f6bcf JCPV |
23 | #define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */ |
24 | #define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */ | |
f7904368 | 25 | #define CONFIG_SOC_DM644X |
c74b2108 SK |
26 | /*=============*/ |
27 | /* Memory Info */ | |
28 | /*=============*/ | |
6d0f6bcf | 29 | #define CONFIG_SYS_MALLOC_LEN (0x10000 + 256*1024) /* malloc() len */ |
6d0f6bcf JCPV |
30 | #define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */ |
31 | #define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */ | |
c74b2108 | 32 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */ |
c74b2108 SK |
33 | #define PHYS_SDRAM_1 0x80000000 /* DDR Start */ |
34 | #define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */ | |
950a3924 | 35 | #define DDR_4BANKS /* 4-bank DDR2 (128MB) */ |
c74b2108 SK |
36 | /*====================*/ |
37 | /* Serial Driver info */ | |
38 | /*====================*/ | |
6d0f6bcf JCPV |
39 | #define CONFIG_SYS_NS16550 |
40 | #define CONFIG_SYS_NS16550_SERIAL | |
7ee38c04 | 41 | #define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size, byteorder */ |
6d0f6bcf | 42 | #define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */ |
7239c5da | 43 | #define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK /* Input clock to NS16550 */ |
c74b2108 SK |
44 | #define CONFIG_CONS_INDEX 1 /* use UART0 for console */ |
45 | #define CONFIG_BAUDRATE 115200 /* Default baud rate */ | |
c74b2108 SK |
46 | /*===================*/ |
47 | /* I2C Configuration */ | |
48 | /*===================*/ | |
49 | #define CONFIG_HARD_I2C | |
50 | #define CONFIG_DRIVER_DAVINCI_I2C | |
6d0f6bcf JCPV |
51 | #define CONFIG_SYS_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */ |
52 | #define CONFIG_SYS_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */ | |
c74b2108 SK |
53 | /*==================================*/ |
54 | /* Network & Ethernet Configuration */ | |
55 | /*==================================*/ | |
56 | #define CONFIG_DRIVER_TI_EMAC | |
57 | #define CONFIG_MII | |
c74b2108 SK |
58 | #define CONFIG_BOOTP_DNS |
59 | #define CONFIG_BOOTP_DNS2 | |
60 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
61 | #define CONFIG_NET_RETRY_COUNT 10 | |
62 | #define CONFIG_OVERWRITE_ETHADDR_ONCE | |
63 | /*=====================*/ | |
64 | /* Flash & Environment */ | |
65 | /*=====================*/ | |
5a1aceb0 | 66 | #undef CONFIG_ENV_IS_IN_FLASH |
6d0f6bcf | 67 | #define CONFIG_SYS_NO_FLASH |
ee4f3e27 | 68 | #define CONFIG_NAND_DAVINCI |
97f4eb8c | 69 | #define CONFIG_SYS_NAND_CS 2 |
51bfee19 | 70 | #define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */ |
0e8d1586 | 71 | #define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */ |
a16df2c1 | 72 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */ |
c74b2108 | 73 | #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */ |
6d0f6bcf JCPV |
74 | #define CONFIG_SYS_NAND_BASE 0x02000000 |
75 | #define CONFIG_SYS_NAND_HW_ECC | |
76 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ | |
0e8d1586 | 77 | #define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */ |
c74b2108 SK |
78 | /*=====================*/ |
79 | /* Board related stuff */ | |
80 | /*=====================*/ | |
81 | #define CONFIG_RTC_DS1307 /* RTC chip on SCHMOOGIE */ | |
6d0f6bcf | 82 | #define CONFIG_SYS_I2C_RTC_ADDR 0x6f /* RTC chip I2C address */ |
c74b2108 | 83 | #define CONFIG_UID_DS28CM00 /* Unique ID on SCHMOOGIE */ |
6d0f6bcf | 84 | #define CONFIG_SYS_UID_ADDR 0x50 /* UID chip I2C address */ |
c74b2108 SK |
85 | /*==============================*/ |
86 | /* U-Boot general configuration */ | |
87 | /*==============================*/ | |
c74b2108 SK |
88 | #define CONFIG_MISC_INIT_R |
89 | #undef CONFIG_BOOTDELAY | |
90 | #define CONFIG_BOOTFILE "uImage" /* Boot file name */ | |
6d0f6bcf JCPV |
91 | #define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */ |
92 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
93 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print buffer sz */ | |
94 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
95 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
96 | #define CONFIG_SYS_LOAD_ADDR 0x80700000 /* default Linux kernel load address */ | |
c74b2108 SK |
97 | #define CONFIG_VERSION_VARIABLE |
98 | #define CONFIG_AUTO_COMPLETE /* Won't work with hush so far, may be later */ | |
6d0f6bcf | 99 | #define CONFIG_SYS_HUSH_PARSER |
c74b2108 | 100 | #define CONFIG_CMDLINE_EDITING |
6d0f6bcf | 101 | #define CONFIG_SYS_LONGHELP |
c74b2108 SK |
102 | #define CONFIG_CRC32_VERIFY |
103 | #define CONFIG_MX_CYCLIC | |
104 | /*===================*/ | |
105 | /* Linux Information */ | |
106 | /*===================*/ | |
107 | #define LINUX_BOOT_PARAM_ADDR 0x80000100 | |
108 | #define CONFIG_CMDLINE_TAG | |
109 | #define CONFIG_SETUP_MEMORY_TAGS | |
110 | #define CONFIG_BOOTARGS "mem=56M console=ttyS0,115200n8 root=/dev/hda1 rw noinitrd ip=dhcp" | |
111 | #define CONFIG_BOOTCOMMAND "setenv setboot setenv bootargs \\$(bootargs) video=dm64xxfb:output=\\$(videostd);run setboot" | |
112 | /*=================*/ | |
113 | /* U-Boot commands */ | |
114 | /*=================*/ | |
115 | #include <config_cmd_default.h> | |
116 | #define CONFIG_CMD_ASKENV | |
117 | #define CONFIG_CMD_DHCP | |
118 | #define CONFIG_CMD_DIAG | |
119 | #define CONFIG_CMD_I2C | |
120 | #define CONFIG_CMD_MII | |
121 | #define CONFIG_CMD_PING | |
122 | #define CONFIG_CMD_SAVES | |
123 | #define CONFIG_CMD_DATE | |
124 | #define CONFIG_CMD_NAND | |
125 | #undef CONFIG_CMD_EEPROM | |
126 | #undef CONFIG_CMD_BDI | |
127 | #undef CONFIG_CMD_FPGA | |
128 | #undef CONFIG_CMD_SETGETDCR | |
129 | #undef CONFIG_CMD_FLASH | |
130 | #undef CONFIG_CMD_IMLS | |
11e238d6 | 131 | |
8f5d4687 HM |
132 | #ifdef CONFIG_CMD_BDI |
133 | #define CONFIG_CLOCKS | |
134 | #endif | |
135 | ||
11e238d6 SP |
136 | #define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */ |
137 | ||
138 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
139 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 | |
140 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + \ | |
141 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
142 | GENERATED_GBL_DATA_SIZE) | |
143 | ||
c74b2108 | 144 | #endif /* __CONFIG_H */ |