]> git.ipfire.org Git - thirdparty/u-boot.git/blame - include/configs/db-88f6820-gp.h
Convert CONFIG_ENV_IS_IN_SPI_FLASH to Kconfig
[thirdparty/u-boot.git] / include / configs / db-88f6820-gp.h
CommitLineData
2bae75a4
SR
1/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_GP_H
8#define _CONFIG_DB_88F6820_GP_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
2bae75a4 13
2bae75a4
SR
14#define CONFIG_DISPLAY_BOARDINFO_LATE
15
2923c2d2
SR
16/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
21#define CONFIG_SYS_TEXT_BASE 0x00800000
2bae75a4
SR
22#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
23
24/*
25 * Commands configuration
26 */
ce2cb1d3 27#define CONFIG_CMD_PCI
2bae75a4
SR
28
29/* I2C */
30#define CONFIG_SYS_I2C
31#define CONFIG_SYS_I2C_MVTWSI
32#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
33#define CONFIG_SYS_I2C_SLAVE 0x0
34#define CONFIG_SYS_I2C_SPEED 100000
35
36/* SPI NOR flash default params, used by sf commands */
37#define CONFIG_SF_DEFAULT_SPEED 1000000
38#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
2bae75a4 39
e80f1e85
SR
40/*
41 * SDIO/MMC Card Configuration
42 */
e80f1e85
SR
43#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
44
7cbaff95
SR
45/*
46 * SATA/SCSI/AHCI configuration
47 */
48#define CONFIG_LIBATA
49#define CONFIG_SCSI_AHCI
50#define CONFIG_SCSI_AHCI_PLAT
51#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
52#define CONFIG_SYS_SCSI_MAX_LUN 1
53#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
54 CONFIG_SYS_SCSI_MAX_LUN)
55
e80f1e85 56/* Partition support */
e80f1e85
SR
57
58/* Additional FS support/configuration */
59#define CONFIG_SUPPORT_VFAT
60
59565736 61/* USB/EHCI configuration */
59565736
SR
62#define CONFIG_EHCI_IS_TDI
63
2bae75a4 64/* Environment in SPI NOR flash */
2bae75a4
SR
65#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
66#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
67#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
68
69#define CONFIG_PHY_MARVELL /* there is a marvell phy */
2bae75a4
SR
70#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
71
ce2cb1d3 72/* PCIe support */
6451223a 73#ifndef CONFIG_SPL_BUILD
ce2cb1d3 74#define CONFIG_PCI_MVEBU
ce2cb1d3 75#define CONFIG_PCI_SCAN_SHOW
6451223a 76#endif
ce2cb1d3 77
2bae75a4
SR
78#define CONFIG_SYS_ALT_MEMTEST
79
3fd38af7
KS
80/* Keep device tree and initrd in lower memory so the kernel can access them */
81#define CONFIG_EXTRA_ENV_SETTINGS \
82 "fdt_high=0x10000000\0" \
83 "initrd_high=0x10000000\0"
84
9e30b31d 85/* SPL */
7853c508
SR
86/*
87 * Select the boot device here
88 *
89 * Currently supported are:
90 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
91 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
92 */
93#define SPL_BOOT_SPI_NOR_FLASH 1
94#define SPL_BOOT_SDIO_MMC_CARD 2
95#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
96
9e30b31d
SR
97/* Defines for SPL */
98#define CONFIG_SPL_FRAMEWORK
99#define CONFIG_SPL_SIZE (140 << 10)
100#define CONFIG_SPL_TEXT_BASE 0x40000030
101#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
102
103#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
104#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
105
6451223a
SR
106#ifdef CONFIG_SPL_BUILD
107#define CONFIG_SYS_MALLOC_SIMPLE
108#endif
9e30b31d
SR
109
110#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
111#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
112
7853c508 113#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
9e30b31d 114/* SPL related SPI defines */
9e30b31d 115#define CONFIG_SPL_SPI_LOAD
09a54c00 116#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
7853c508
SR
117#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
118#endif
119
120#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
121/* SPL related MMC defines */
7853c508
SR
122#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
123#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
7853c508
SR
124#ifdef CONFIG_SPL_BUILD
125#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
126#endif
127#endif
9e30b31d 128
2bae75a4
SR
129/*
130 * mv-common.h should be defined after CMD configs since it used them
131 * to enable certain macros
132 */
133#include "mv-common.h"
134
135#endif /* _CONFIG_DB_88F6820_GP_H */