]>
Commit | Line | Data |
---|---|---|
5da627a4 WD |
1 | /* |
2 | * (C) Copyright 2003 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
5da627a4 WD |
6 | */ |
7 | ||
8 | /* | |
9 | * This file contains the configuration parameters for the dbau1x00 board. | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
5da627a4 | 15 | #define CONFIG_DBAU1X00 1 |
8bde63eb | 16 | #define CONFIG_SOC_AU1X00 1 /* alchemy series cpu */ |
5da627a4 | 17 | |
74368693 DS |
18 | #define CONFIG_DISPLAY_BOARDINFO |
19 | ||
a2663ea4 | 20 | #ifdef CONFIG_DBAU1000 |
5da627a4 | 21 | /* Also known as Merlot */ |
8bde63eb | 22 | #define CONFIG_SOC_AU1000 1 |
a2663ea4 WD |
23 | #else |
24 | #ifdef CONFIG_DBAU1100 | |
8bde63eb | 25 | #define CONFIG_SOC_AU1100 1 |
a2663ea4 WD |
26 | #else |
27 | #ifdef CONFIG_DBAU1500 | |
8bde63eb | 28 | #define CONFIG_SOC_AU1500 1 |
d4ca31c4 | 29 | #else |
ff36fd85 WD |
30 | #ifdef CONFIG_DBAU1550 |
31 | /* Cabernet */ | |
8bde63eb | 32 | #define CONFIG_SOC_AU1550 1 |
ff36fd85 | 33 | #else |
a2663ea4 WD |
34 | #error "No valid board set" |
35 | #endif | |
36 | #endif | |
37 | #endif | |
ff36fd85 | 38 | #endif |
5da627a4 | 39 | |
5da627a4 WD |
40 | #define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */ |
41 | ||
42 | #define CONFIG_BAUDRATE 115200 | |
43 | ||
44 | /* valid baudrates */ | |
5da627a4 WD |
45 | |
46 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ | |
47 | #undef CONFIG_BOOTARGS | |
48 | ||
49 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
fe126d8b WD |
50 | "addmisc=setenv bootargs ${bootargs} " \ |
51 | "console=ttyS0,${baudrate} " \ | |
5da627a4 WD |
52 | "panic=1\0" \ |
53 | "bootfile=/tftpboot/vmlinux.srec\0" \ | |
fe126d8b | 54 | "load=tftp 80500000 ${u-boot}\0" \ |
5da627a4 | 55 | "" |
ff36fd85 WD |
56 | |
57 | #ifdef CONFIG_DBAU1550 | |
58 | /* Boot from flash by default, revert to bootp */ | |
59 | #define CONFIG_BOOTCOMMAND "bootm 0xbfc20000; bootp; bootm" | |
ff36fd85 | 60 | #else /* CONFIG_DBAU1550 */ |
ad88297e | 61 | #define CONFIG_BOOTCOMMAND "bootp;bootm" |
ff36fd85 WD |
62 | #endif /* CONFIG_DBAU1550 */ |
63 | ||
ab999ba1 | 64 | |
80ff4f99 JL |
65 | /* |
66 | * BOOTP options | |
67 | */ | |
68 | #define CONFIG_BOOTP_BOOTFILESIZE | |
69 | #define CONFIG_BOOTP_BOOTPATH | |
70 | #define CONFIG_BOOTP_GATEWAY | |
71 | #define CONFIG_BOOTP_HOSTNAME | |
72 | ||
73 | ||
ab999ba1 JL |
74 | /* |
75 | * Command line configuration. | |
76 | */ | |
ab999ba1 JL |
77 | #undef CONFIG_CMD_BEDBUG |
78 | #undef CONFIG_CMD_ELF | |
ab999ba1 | 79 | #undef CONFIG_CMD_FAT |
ab999ba1 | 80 | #undef CONFIG_CMD_MII |
ab999ba1 JL |
81 | |
82 | #ifdef CONFIG_DBAU1550 | |
83 | ||
ab999ba1 JL |
84 | #undef CONFIG_CMD_I2C |
85 | #undef CONFIG_CMD_IDE | |
ab999ba1 JL |
86 | #undef CONFIG_CMD_PCMCIA |
87 | ||
88 | #else | |
89 | ||
90 | #define CONFIG_CMD_IDE | |
91 | #define CONFIG_CMD_DHCP | |
92 | ||
ab999ba1 JL |
93 | #endif |
94 | ||
5da627a4 WD |
95 | |
96 | /* | |
97 | * Miscellaneous configurable options | |
98 | */ | |
6d0f6bcf | 99 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
ff36fd85 | 100 | |
6d0f6bcf JCPV |
101 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
102 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ | |
103 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args*/ | |
5da627a4 | 104 | |
6d0f6bcf | 105 | #define CONFIG_SYS_MALLOC_LEN 128*1024 |
5da627a4 | 106 | |
6d0f6bcf | 107 | #define CONFIG_SYS_BOOTPARAMS_LEN 128*1024 |
5da627a4 | 108 | |
6d0f6bcf | 109 | #define CONFIG_SYS_MHZ 396 |
ff36fd85 | 110 | |
6d0f6bcf | 111 | #if (CONFIG_SYS_MHZ % 12) != 0 |
ff36fd85 WD |
112 | #error "Invalid CPU frequency - must be multiple of 12!" |
113 | #endif | |
114 | ||
6d0f6bcf | 115 | #define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000) |
a55d4817 | 116 | |
6d0f6bcf | 117 | #define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */ |
5da627a4 | 118 | |
6d0f6bcf | 119 | #define CONFIG_SYS_LOAD_ADDR 0x81000000 /* default load address */ |
5da627a4 | 120 | |
6d0f6bcf JCPV |
121 | #define CONFIG_SYS_MEMTEST_START 0x80100000 |
122 | #define CONFIG_SYS_MEMTEST_END 0x80800000 | |
5da627a4 WD |
123 | |
124 | /*----------------------------------------------------------------------- | |
125 | * FLASH and environment organization | |
126 | */ | |
ff36fd85 WD |
127 | #ifdef CONFIG_DBAU1550 |
128 | ||
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ |
130 | #define CONFIG_SYS_MAX_FLASH_SECT (512) /* max number of sectors on one chip */ | |
ff36fd85 WD |
131 | |
132 | #define PHYS_FLASH_1 0xb8000000 /* Flash Bank #1 */ | |
133 | #define PHYS_FLASH_2 0xbc000000 /* Flash Bank #2 */ | |
134 | ||
ff36fd85 WD |
135 | #else /* CONFIG_DBAU1550 */ |
136 | ||
6d0f6bcf JCPV |
137 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ |
138 | #define CONFIG_SYS_MAX_FLASH_SECT (128) /* max number of sectors on one chip */ | |
5da627a4 WD |
139 | |
140 | #define PHYS_FLASH_1 0xbec00000 /* Flash Bank #1 */ | |
141 | #define PHYS_FLASH_2 0xbfc00000 /* Flash Bank #2 */ | |
142 | ||
ff36fd85 WD |
143 | #endif /* CONFIG_DBAU1550 */ |
144 | ||
6d0f6bcf | 145 | #define CONFIG_SYS_FLASH_BANKS_LIST {PHYS_FLASH_1, PHYS_FLASH_2} |
ad88297e | 146 | |
6d0f6bcf | 147 | #define CONFIG_SYS_FLASH_CFI 1 |
00b1883a | 148 | #define CONFIG_FLASH_CFI_DRIVER 1 |
ff36fd85 | 149 | |
5da627a4 | 150 | /* The following #defines are needed to get flash environment right */ |
14d0a02a | 151 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf | 152 | #define CONFIG_SYS_MONITOR_LEN (192 << 10) |
5da627a4 | 153 | |
6d0f6bcf | 154 | #define CONFIG_SYS_INIT_SP_OFFSET 0x400000 |
5da627a4 WD |
155 | |
156 | /* We boot from this flash, selected with dip switch */ | |
6d0f6bcf | 157 | #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_2 |
5da627a4 WD |
158 | |
159 | /* timeout values are in ticks */ | |
6d0f6bcf JCPV |
160 | #define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */ |
161 | #define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Write */ | |
5da627a4 | 162 | |
93f6d725 | 163 | #define CONFIG_ENV_IS_NOWHERE 1 |
5da627a4 WD |
164 | |
165 | /* Address and size of Primary Environment Sector */ | |
0e8d1586 JCPV |
166 | #define CONFIG_ENV_ADDR 0xB0030000 |
167 | #define CONFIG_ENV_SIZE 0x10000 | |
5da627a4 WD |
168 | |
169 | #define CONFIG_FLASH_16BIT | |
170 | ||
171 | #define CONFIG_NR_DRAM_BANKS 2 | |
172 | ||
5da627a4 | 173 | |
ff36fd85 WD |
174 | #ifdef CONFIG_DBAU1550 |
175 | #define MEM_SIZE 192 | |
176 | #else | |
177 | #define MEM_SIZE 64 | |
178 | #endif | |
179 | ||
5da627a4 WD |
180 | #define CONFIG_MEMSIZE_IN_BYTES |
181 | ||
ff36fd85 | 182 | #ifndef CONFIG_DBAU1550 |
5da627a4 | 183 | /*---ATA PCMCIA ------------------------------------*/ |
6d0f6bcf JCPV |
184 | #define CONFIG_SYS_PCMCIA_MEM_SIZE 0x4000000 /* Offset to slot 1 FIXME!!! */ |
185 | #define CONFIG_SYS_PCMCIA_MEM_ADDR 0x20000000 | |
5da627a4 WD |
186 | #define CONFIG_PCMCIA_SLOT_A |
187 | ||
188 | #define CONFIG_ATAPI 1 | |
189 | #define CONFIG_MAC_PARTITION 1 | |
190 | ||
191 | /* We run CF in "true ide" mode or a harddrive via pcmcia */ | |
192 | #define CONFIG_IDE_PCMCIA 1 | |
193 | ||
194 | /* We only support one slot for now */ | |
6d0f6bcf JCPV |
195 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
196 | #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
5da627a4 WD |
197 | |
198 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
199 | #undef CONFIG_IDE_RESET /* reset for ide not supported */ | |
200 | ||
6d0f6bcf | 201 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
5da627a4 | 202 | |
6d0f6bcf | 203 | #define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR |
5da627a4 | 204 | |
d4ca31c4 | 205 | /* Offset for data I/O */ |
6d0f6bcf | 206 | #define CONFIG_SYS_ATA_DATA_OFFSET 8 |
5da627a4 WD |
207 | |
208 | /* Offset for normal register accesses */ | |
6d0f6bcf | 209 | #define CONFIG_SYS_ATA_REG_OFFSET 0 |
5da627a4 WD |
210 | |
211 | /* Offset for alternate registers */ | |
6d0f6bcf | 212 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x0100 |
ff36fd85 | 213 | #endif /* CONFIG_DBAU1550 */ |
5da627a4 WD |
214 | |
215 | /*----------------------------------------------------------------------- | |
216 | * Cache Configuration | |
217 | */ | |
6d0f6bcf JCPV |
218 | #define CONFIG_SYS_DCACHE_SIZE 16384 |
219 | #define CONFIG_SYS_ICACHE_SIZE 16384 | |
220 | #define CONFIG_SYS_CACHELINE_SIZE 32 | |
5da627a4 | 221 | |
5da627a4 | 222 | #endif /* __CONFIG_H */ |