]>
Commit | Line | Data |
---|---|---|
da27dcf0 WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
4 | * Rolf Offermanns <rof@sysgo.de> | |
5 | * | |
6 | * Configuation settings for the SSV DNP1110 board. | |
7 | * | |
8 | * See file CREDITS for list of people who contributed to this | |
9 | * project. | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation; either version 2 of | |
14 | * the License, or (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
24 | * MA 02111-1307 USA | |
25 | */ | |
26 | ||
27 | #ifndef __CONFIG_H | |
28 | #define __CONFIG_H | |
29 | ||
30 | /* | |
31 | * If we are developing, we might want to start armboot from ram | |
32 | * so we MUST NOT initialize critical regs like mem-timing ... | |
33 | */ | |
34 | #define CONFIG_INIT_CRITICAL /* undef for developing */ | |
35 | #undef CONFIG_INIT_CRITICAL /* undef for developing */ | |
36 | ||
37 | /* | |
38 | * High Level Configuration Options | |
39 | * (easy to change) | |
40 | */ | |
41 | #define CONFIG_SA1110 1 /* This is an SA1110 CPU */ | |
42 | #define CONFIG_DNP1110 1 /* on an DNP/1110 Board */ | |
43 | ||
44 | #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */ | |
45 | ||
46 | /* | |
47 | * Size of malloc() pool | |
48 | */ | |
699b13a6 | 49 | #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024) |
da27dcf0 WD |
50 | |
51 | /* | |
52 | * Hardware drivers | |
53 | */ | |
54 | #define CONFIG_DRIVER_SMC91111 | |
55 | #define CONFIG_SMC91111_BASE 0x20000300 | |
56 | ||
57 | ||
58 | /* | |
59 | * select serial console configuration | |
60 | */ | |
61 | #define CONFIG_SERIAL1 1 /* we use SERIAL 1 */ | |
62 | ||
63 | /* allow to overwrite serial and ethaddr */ | |
64 | #define CONFIG_ENV_OVERWRITE | |
65 | ||
66 | #define CONFIG_BAUDRATE 115200 | |
67 | ||
68 | #define CONFIG_COMMANDS (CONFIG_CMD_DFL) | |
69 | ||
70 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ | |
71 | #include <cmd_confdefs.h> | |
72 | ||
73 | #define CONFIG_BOOTDELAY 3 | |
74 | #define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,115200" | |
75 | #define CONFIG_ETHADDR 02:80:ad:20:31:b8 | |
76 | #define CONFIG_NETMASK 255.255.0.0 | |
77 | #define CONFIG_IPADDR 172.22.2.23 | |
78 | #define CONFIG_SERVERIP 172.22.2.22 | |
79 | #define CONFIG_BOOTFILE "elinos-dnp1110" | |
80 | #define CONFIG_BOOTCOMMAND "tftp; bootm" | |
81 | ||
82 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) | |
83 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
84 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
85 | #endif | |
86 | ||
87 | /* | |
88 | * Miscellaneous configurable options | |
89 | */ | |
90 | #define CFG_LONGHELP /* undef to save memory */ | |
91 | #define CFG_PROMPT "DNP1110 # " /* Monitor Command Prompt */ | |
92 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
93 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
94 | #define CFG_MAXARGS 16 /* max number of command args */ | |
95 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
96 | ||
97 | #define CFG_MEMTEST_START 0xc0400000 /* memtest works on */ | |
98 | #define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */ | |
99 | ||
100 | #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */ | |
101 | ||
102 | #define CFG_LOAD_ADDR 0xc0200000 /* default load address */ | |
103 | ||
104 | #define CFG_HZ 3686400 /* incrementer freq: 3.6864 MHz */ | |
105 | #define CFG_CPUSPEED 0x0b /* set core clock to 220 MHz */ | |
106 | ||
107 | /* valid baudrates */ | |
108 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } | |
109 | ||
110 | /*----------------------------------------------------------------------- | |
111 | * Stack sizes | |
112 | * | |
113 | * The stack sizes are set up in start.S using the settings below | |
114 | */ | |
115 | #define CONFIG_STACKSIZE (128*1024) /* regular stack */ | |
116 | #ifdef CONFIG_USE_IRQ | |
117 | #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */ | |
118 | #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */ | |
119 | #endif | |
120 | ||
121 | /*----------------------------------------------------------------------- | |
122 | * Physical Memory Map | |
123 | */ | |
124 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 banks of DRAM */ | |
125 | #define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */ | |
126 | #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */ | |
127 | ||
128 | ||
129 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ | |
130 | #define PHYS_FLASH_SIZE 0x01000000 /* 16 MB */ | |
131 | ||
132 | #define CFG_FLASH_BASE PHYS_FLASH_1 | |
133 | ||
134 | /*----------------------------------------------------------------------- | |
135 | * FLASH and environment organization | |
136 | */ | |
137 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
138 | #define CFG_MAX_FLASH_SECT (31+8) /* max number of sectors on one chip */ | |
139 | ||
140 | /* timeout values are in ticks */ | |
141 | #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */ | |
142 | #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */ | |
143 | ||
144 | #define CFG_ENV_IS_IN_FLASH 1 | |
145 | #define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x1C000) /* Addr of Environment Sector */ | |
146 | #define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */ | |
147 | ||
148 | #endif /* __CONFIG_H */ |