]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/embestmx6boards.h
ARM: atmel: boards: use default CONFIG_SYS_PBSIZE
[people/ms/u-boot.git] / include / configs / embestmx6boards.h
CommitLineData
3cbeb0f0
EB
1/*
2 * Copyright (C) 2014 Eukréa Electromatique
3 * Author: Eric Bénard <eric@eukrea.com>
4 *
5 * Configuration settings for the Embest RIoTboard
6 *
7 * based on mx6*sabre*.h which are :
8 * Copyright (C) 2012 Freescale Semiconductor, Inc.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
3cbeb0f0 16#define CONFIG_MXC_UART_BASE UART2_BASE
fa4a7a43 17#define CONFIG_CONSOLE_DEV "ttymxc1"
3cbeb0f0
EB
18#define CONFIG_MMCROOT "/dev/mmcblk1p2"
19
20#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
223d91cc 22#define CONFIG_IMX6_THERMAL
3cbeb0f0
EB
23
24/* Size of malloc() pool */
25#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
26
27#define CONFIG_BOARD_EARLY_INIT_F
28#define CONFIG_BOARD_LATE_INIT
3cbeb0f0
EB
29
30#define CONFIG_MXC_UART
31
3cbeb0f0
EB
32/* I2C Configs */
33#define CONFIG_CMD_I2C
34#define CONFIG_SYS_I2C
35#define CONFIG_SYS_I2C_MXC
f8cb101e 36#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
3cbeb0f0
EB
37#define CONFIG_SYS_I2C_SPEED 100000
38
39/* USB Configs */
40#define CONFIG_CMD_USB
41#define CONFIG_USB_EHCI
42#define CONFIG_USB_EHCI_MX6
43#define CONFIG_USB_STORAGE
44#define CONFIG_USB_HOST_ETHER
45#define CONFIG_USB_ETHER_ASIX
46#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
47#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
48#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
49#define CONFIG_MXC_USB_FLAGS 0
50
51/* MMC Configs */
3cbeb0f0
EB
52#define CONFIG_SYS_FSL_ESDHC_ADDR 0
53
3cbeb0f0
EB
54#define CONFIG_FEC_MXC
55#define CONFIG_MII
56#define IMX_FEC_BASE ENET_BASE_ADDR
57#define CONFIG_FEC_XCV_TYPE RGMII
58#define CONFIG_ETHPRIME "FEC"
59#define CONFIG_FEC_MXC_PHYADDR 4
60
61#define CONFIG_PHYLIB
62#define CONFIG_PHY_ATHEROS
63
64#define CONFIG_CMD_SF
65#ifdef CONFIG_CMD_SF
3cbeb0f0
EB
66#define CONFIG_SPI_FLASH_SST
67#define CONFIG_MXC_SPI
68#define CONFIG_SF_DEFAULT_BUS 0
155fa9af 69#define CONFIG_SF_DEFAULT_CS 0
3cbeb0f0
EB
70#define CONFIG_SF_DEFAULT_SPEED 20000000
71#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
72#endif
73
3cbeb0f0 74#define CONFIG_CMD_BMODE
3cbeb0f0 75
3cbeb0f0
EB
76#define CONFIG_ARP_TIMEOUT 200UL
77
3cbeb0f0
EB
78/* Print Buffer Size */
79#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
3cbeb0f0
EB
80
81#define CONFIG_SYS_MEMTEST_START 0x10000000
82#define CONFIG_SYS_MEMTEST_END 0x10010000
83#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
84
3cbeb0f0
EB
85#define CONFIG_STACKSIZE (128 * 1024)
86
87/* Physical Memory Map */
88#define CONFIG_NR_DRAM_BANKS 1
89#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
90
91#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
92#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
93#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
94
95#define CONFIG_SYS_INIT_SP_OFFSET \
96 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
97#define CONFIG_SYS_INIT_SP_ADDR \
98 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
99
056845c2 100/* Environment organization */
3cbeb0f0
EB
101#define CONFIG_ENV_SIZE (8 * 1024)
102
103#if defined(CONFIG_ENV_IS_IN_MMC)
104/* RiOTboard */
c86efd85 105#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
3cbeb0f0
EB
106#define CONFIG_SYS_FSL_USDHC_NUM 3
107#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
108#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
109#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
110#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
111/* MarSBoard */
c86efd85 112#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
3cbeb0f0
EB
113#define CONFIG_SYS_FSL_USDHC_NUM 2
114#define CONFIG_ENV_OFFSET (768 * 1024)
115#define CONFIG_ENV_SECT_SIZE (8 * 1024)
116#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
117#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
118#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
119#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
120#endif
121
3cbeb0f0
EB
122/* Framebuffer */
123#define CONFIG_VIDEO
124#define CONFIG_VIDEO_IPUV3
125#define CONFIG_CFB_CONSOLE
126#define CONFIG_VGA_AS_SINGLE_DEVICE
127#define CONFIG_SYS_CONSOLE_IS_IN_ENV
128#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
129#define CONFIG_VIDEO_BMP_RLE8
130#define CONFIG_SPLASH_SCREEN
131#define CONFIG_SPLASH_SCREEN_ALIGN
132#define CONFIG_BMP_16BPP
133#define CONFIG_VIDEO_LOGO
134#define CONFIG_VIDEO_BMP_LOGO
135#define CONFIG_IPUV3_CLK 260000000
136#define CONFIG_IMX_HDMI
137#define CONFIG_IMX_VIDEO_SKIP
138
729d2a34 139#include <config_distro_defaults.h>
e51c1e8e 140#include "mx6_common.h"
729d2a34 141
c86efd85
IP
142/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
143 * 1M script, 1M pxe and the ramdisk at the end */
144#define MEM_LAYOUT_ENV_SETTINGS \
145 "bootm_size=0x10000000\0" \
146 "kernel_addr_r=0x12000000\0" \
147 "fdt_addr_r=0x13000000\0" \
148 "scriptaddr=0x13100000\0" \
149 "pxefile_addr_r=0x13200000\0" \
150 "ramdisk_addr_r=0x13300000\0"
151
152#define BOOT_TARGET_DEVICES(func) \
153 func(MMC, mmc, 0) \
154 func(MMC, mmc, 1) \
155 func(MMC, mmc, 2) \
156 func(USB, usb, 0) \
157 func(PXE, pxe, na) \
158 func(DHCP, dhcp, na)
159
160#include <config_distro_bootcmd.h>
161
162#define CONSOLE_STDIN_SETTINGS \
163 "stdin=serial\0"
164
165#define CONSOLE_STDOUT_SETTINGS \
166 "stdout=serial\0" \
167 "stderr=serial\0"
168
169#define CONSOLE_ENV_SETTINGS \
170 CONSOLE_STDIN_SETTINGS \
171 CONSOLE_STDOUT_SETTINGS
172
173#define CONFIG_EXTRA_ENV_SETTINGS \
174 CONSOLE_ENV_SETTINGS \
175 MEM_LAYOUT_ENV_SETTINGS \
176 "fdtfile=" CONFIG_FDTFILE "\0" \
177 BOOTENV
178
3cbeb0f0 179#endif /* __RIOTBOARD_CONFIG_H */