]>
Commit | Line | Data |
---|---|---|
da27dcf0 WD |
1 | /* |
2 | * (C) Copyright 2000 | |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
4 | * Marius Groeger <mgroeger@sysgo.de> | |
5 | * | |
6 | * Configuation settings for the EP7312 board. | |
7 | * | |
8 | * See file CREDITS for list of people who contributed to this | |
9 | * project. | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation; either version 2 of | |
14 | * the License, or (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
24 | * MA 02111-1307 USA | |
25 | */ | |
26 | ||
27 | #ifndef __CONFIG_H | |
28 | #define __CONFIG_H | |
29 | ||
30 | /* | |
31 | * If we are developing, we might want to start armboot from ram | |
32 | * so we MUST NOT initialize critical regs like mem-timing ... | |
33 | */ | |
34 | #define CONFIG_INIT_CRITICAL /* undef for developing */ | |
35 | ||
36 | /* | |
37 | * High Level Configuration Options | |
38 | * (easy to change) | |
39 | */ | |
40 | #define CONFIG_ARM7 1 /* This is a ARM7 CPU */ | |
41 | #define CONFIG_EP7312 1 /* on an EP7312 Board */ | |
42 | #define CONFIG_ARM_THUMB 1 /* this is an ARM720TDMI */ | |
43 | #undef CONFIG_ARM7_REVD /* disable ARM720 REV.D Workarounds */ | |
44 | ||
45 | #undef CONFIG_USE_IRQ /* don't need them anymore */ | |
46 | ||
47 | /* | |
48 | * Size of malloc() pool | |
49 | */ | |
699b13a6 | 50 | #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024) |
a8c7c708 | 51 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
da27dcf0 WD |
52 | |
53 | /* | |
54 | * Hardware drivers | |
55 | */ | |
56 | #define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */ | |
57 | #define CS8900_BASE 0x20000000 | |
58 | #define CS8900_BUS16 1 | |
59 | #undef CS8900_BUS32 | |
60 | ||
61 | /* | |
62 | * select serial console configuration | |
63 | */ | |
64 | #define CONFIG_SERIAL1 1 /* we use Serial line 1 */ | |
65 | ||
66 | /* allow to overwrite serial and ethaddr */ | |
67 | #define CONFIG_ENV_OVERWRITE | |
68 | ||
69 | #define CONFIG_BAUDRATE 9600 | |
70 | ||
71 | #define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT|CONFIG_BOOTP_BOOTFILESIZE) | |
72 | ||
73 | #define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_JFFS2) | |
74 | ||
75 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ | |
76 | #include <cmd_confdefs.h> | |
77 | ||
78 | #define CONFIG_BOOTDELAY 3 | |
79 | #define CONFIG_BOOTARGS "devfs=mount root=ramfs console=ttyS0,9600" | |
80 | #define CONFIG_ETHADDR 08:00:3e:21:c7:f7 | |
81 | /*#define CONFIG_NETMASK 255.255.0.0 */ | |
82 | /*#define CONFIG_IPADDR 172.22.2.128 */ | |
83 | /*#define CONFIG_SERVERIP 172.22.2.126 */ | |
84 | /*#define CONFIG_BOOTFILE "impa7" */ | |
85 | #define CONFIG_BOOTCOMMAND "bootp;bootm" | |
86 | ||
87 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) | |
88 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
89 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
90 | #endif | |
91 | ||
92 | /* | |
93 | * Miscellaneous configurable options | |
94 | */ | |
95 | #define CFG_LONGHELP /* undef to save memory */ | |
96 | #define CFG_PROMPT "EP7312 # " /* Monitor Command Prompt */ | |
97 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
98 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
99 | #define CFG_MAXARGS 16 /* max number of command args */ | |
100 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
101 | ||
102 | #define CFG_MEMTEST_START 0xc0400000 /* memtest works on */ | |
103 | #define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */ | |
104 | ||
105 | #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */ | |
106 | ||
107 | #define CFG_LOAD_ADDR 0xc0500000 /* default load address */ | |
108 | ||
109 | #define CFG_HZ 2000 /* decrementer freq: 2 kHz */ | |
110 | ||
111 | /* valid baudrates */ | |
112 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } | |
113 | ||
114 | /*----------------------------------------------------------------------- | |
115 | * Stack sizes | |
116 | * | |
117 | * The stack sizes are set up in start.S using the settings below | |
118 | */ | |
119 | #define CONFIG_STACKSIZE (128*1024) /* regular stack */ | |
120 | #ifdef CONFIG_USE_IRQ | |
121 | #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */ | |
122 | #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */ | |
123 | #endif | |
124 | ||
125 | /*----------------------------------------------------------------------- | |
126 | * Physical Memory Map | |
127 | */ | |
128 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 2 banks of DRAM */ | |
129 | #define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */ | |
130 | #define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */ | |
131 | ||
132 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ | |
133 | #define PHYS_FLASH_SIZE 0x01000000 /* 16 MB */ | |
134 | ||
135 | #define CFG_FLASH_BASE PHYS_FLASH_1 | |
136 | ||
137 | /*----------------------------------------------------------------------- | |
138 | * FLASH and environment organization | |
139 | */ | |
140 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
141 | #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ | |
142 | ||
143 | /* timeout values are in ticks */ | |
144 | #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */ | |
145 | #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */ | |
146 | ||
147 | #define CFG_ENV_IS_IN_FLASH 1 | |
148 | #define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x20000) /* Addr of Environment Sector */ | |
149 | #define CFG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */ | |
150 | ||
151 | /* Flash banks JFFS2 should use */ | |
152 | #define CFG_JFFS2_FIRST_BANK 0 | |
153 | #define CFG_JFFS2_FIRST_SECTOR 2 | |
154 | #define CFG_JFFS2_NUM_BANKS 1 | |
155 | ||
156 | #endif /* __CONFIG_H */ |