]>
Commit | Line | Data |
---|---|---|
74d9c16a NI |
1 | /* |
2 | * Configuation settings for the ESPT-GIGA board | |
3 | * | |
4 | * Copyright (C) 2008 Renesas Solutions Corp. | |
5 | * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
74d9c16a NI |
8 | */ |
9 | ||
10 | #ifndef __ESPT_H | |
11 | #define __ESPT_H | |
12 | ||
74d9c16a | 13 | #define CONFIG_CPU_SH7763 1 |
74d9c16a NI |
14 | #define __LITTLE_ENDIAN 1 |
15 | ||
74d9c16a NI |
16 | #define CONFIG_ENV_OVERWRITE 1 |
17 | ||
18a40e84 | 18 | #define CONFIG_DISPLAY_BOARDINFO |
74d9c16a NI |
19 | #undef CONFIG_SHOW_BOOT_PROGRESS |
20 | ||
21 | /* SCIF */ | |
74d9c16a NI |
22 | #define CONFIG_CONS_SCIF0 1 |
23 | ||
74d9c16a | 24 | #define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */ |
74d9c16a NI |
25 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate |
26 | settings for this board */ | |
27 | ||
28 | /* SDRAM */ | |
29 | #define CONFIG_SYS_SDRAM_BASE (0x8C000000) | |
30 | #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) | |
31 | #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE) | |
32 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024)) | |
33 | ||
34 | /* Flash(NOR) S29JL064H */ | |
35 | #define CONFIG_SYS_FLASH_BASE (0xA0000000) | |
36 | #define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT) | |
37 | #define CONFIG_SYS_MAX_FLASH_BANKS (1) | |
38 | #define CONFIG_SYS_MAX_FLASH_SECT (150) | |
39 | ||
a187559e | 40 | /* U-Boot setting */ |
74d9c16a NI |
41 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) |
42 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE) | |
43 | #define CONFIG_SYS_MONITOR_LEN (128 * 1024) | |
44 | /* Size of DRAM reserved for malloc() use */ | |
45 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) | |
74d9c16a NI |
46 | #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) |
47 | ||
48 | #define CONFIG_SYS_FLASH_CFI | |
49 | #define CONFIG_FLASH_CFI_DRIVER | |
50 | #undef CONFIG_SYS_FLASH_QUIET_TEST | |
51 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ | |
52 | /* Timeout for Flash erase operations (in ms) */ | |
53 | #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) | |
54 | /* Timeout for Flash write operations (in ms) */ | |
55 | #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) | |
56 | /* Timeout for Flash set sector lock bit operations (in ms) */ | |
57 | #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) | |
58 | /* Timeout for Flash clear lock bit operations (in ms) */ | |
59 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) | |
60 | /* Use hardware flash sectors protection instead of U-Boot software protection */ | |
61 | #undef CONFIG_SYS_FLASH_PROTECTION | |
62 | #undef CONFIG_SYS_DIRECT_FLASH_TFTP | |
74d9c16a NI |
63 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
64 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
65 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE)) | |
66 | /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */ | |
67 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) | |
68 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) | |
69 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE)) | |
70 | ||
71 | /* Clock */ | |
72 | #define CONFIG_SYS_CLK_FREQ 66666666 | |
684a501e NI |
73 | #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ |
74 | #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ | |
74d9c16a | 75 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
74d9c16a NI |
76 | |
77 | /* Ether */ | |
74d9c16a NI |
78 | #define CONFIG_SH_ETHER_USE_PORT (1) |
79 | #define CONFIG_SH_ETHER_PHY_ADDR (0x00) | |
25a028bb YS |
80 | #define CONFIG_BITBANGMII |
81 | #define CONFIG_BITBANGMII_MULTI | |
a80a6619 | 82 | #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
74d9c16a NI |
83 | |
84 | #endif /* __SH7763RDP_H */ |