]>
Commit | Line | Data |
---|---|---|
5ea01ab1 SG |
1 | /* |
2 | * Copyright (C) 2013 Samsung Electronics | |
3 | * | |
4 | * Common configuration settings for the SAMSUNG EXYNOS boards. | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #ifndef __EXYNOS_COMMON_H | |
10 | #define __EXYNOS_COMMON_H | |
11 | ||
12 | /* High Level Configuration Options */ | |
13 | #define CONFIG_SAMSUNG /* in a SAMSUNG core */ | |
14 | #define CONFIG_S5P /* S5P Family */ | |
15 | ||
16 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
17 | #include <linux/sizes.h> | |
18 | ||
b8809e60 | 19 | |
5ea01ab1 SG |
20 | #define CONFIG_ARCH_CPU_INIT |
21 | #define CONFIG_DISPLAY_CPUINFO | |
22 | #define CONFIG_DISPLAY_BOARDINFO | |
5ea01ab1 SG |
23 | #define CONFIG_SKIP_LOWLEVEL_INIT |
24 | #define CONFIG_BOARD_EARLY_INIT_F | |
25 | ||
929d9a29 PM |
26 | #define CONFIG_USE_ARCH_MEMCPY |
27 | #define CONFIG_USE_ARCH_MEMSET | |
28 | ||
5ea01ab1 SG |
29 | /* Keep L2 Cache Disabled */ |
30 | #define CONFIG_CMD_CACHE | |
31 | ||
32 | /* input clock of PLL: 24MHz input clock */ | |
33 | #define CONFIG_SYS_CLK_FREQ 24000000 | |
4ecad8a6 | 34 | #define CONFIG_TIMER_CLK_FREQ CONFIG_SYS_CLK_FREQ |
5ea01ab1 SG |
35 | |
36 | #define CONFIG_SETUP_MEMORY_TAGS | |
37 | #define CONFIG_CMDLINE_TAG | |
38 | #define CONFIG_INITRD_TAG | |
5ea01ab1 SG |
39 | #define CONFIG_ENV_OVERWRITE |
40 | ||
2ecd7797 | 41 | /* Size of malloc() pool before and after relocation */ |
2ecd7797 | 42 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (80 << 20)) |
5ea01ab1 SG |
43 | |
44 | /* select serial console configuration */ | |
45 | #define CONFIG_BAUDRATE 115200 | |
46 | ||
47 | /* SD/MMC configuration */ | |
48 | #define CONFIG_GENERIC_MMC | |
49 | #define CONFIG_MMC | |
50 | #define CONFIG_S5P_SDHCI | |
51 | #define CONFIG_SDHCI | |
52 | #define CONFIG_DWMMC | |
53 | #define CONFIG_EXYNOS_DWMMC | |
54 | #define CONFIG_BOUNCE_BUFFER | |
55 | ||
5ea01ab1 SG |
56 | #define CONFIG_ZERO_BOOTDELAY_CHECK |
57 | ||
58 | /* PWM */ | |
59 | #define CONFIG_PWM | |
60 | ||
61 | /* Command definition*/ | |
5ea01ab1 | 62 | #define CONFIG_CMD_MMC |
5ea01ab1 | 63 | #define CONFIG_CMD_EXT4_WRITE |
5ea01ab1 | 64 | #define CONFIG_FAT_WRITE |
4367c713 | 65 | #define CONFIG_CMD_FS_GENERIC |
5ea01ab1 | 66 | |
5ea01ab1 SG |
67 | #define CONFIG_CMD_PART |
68 | #define CONFIG_PARTITION_UUIDS | |
69 | ||
70 | /* Miscellaneous configurable options */ | |
cf3c03b1 IC |
71 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
72 | #define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */ | |
5ea01ab1 SG |
73 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
74 | ||
75 | /* Boot Argument Buffer Size */ | |
76 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
77 | ||
78 | /* FLASH and environment organization */ | |
79 | #define CONFIG_SYS_NO_FLASH | |
5ea01ab1 | 80 | |
adc7d206 IC |
81 | #include <config_distro_defaults.h> |
82 | ||
5ea01ab1 | 83 | #endif /* __CONFIG_H */ |