[people/ms/u-boot.git] / include / configs / gcplus.h

/*
 * (C) Copyright 2002
 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
 * Marius Groeger <mgroeger@sysgo.de>
 *
 * 2003-2004 (c) MontaVista Software, Inc.
 *
 * Configuation settings for the ADS GraphicsClient+ board.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __CONFIG_H
#define __CONFIG_H

#undef	 DEBUG

/*
 * The ADS GCPlus Linux boot ROM loads U-Boot into RAM at 0xc0200000.
 * We don't actually init RAM in this case since we're using U-Boot as
 * an secondary boot loader during Linux kernel development and testing,
 * e.g. bootp/tftp download of the kernel is a far more convenient
 * when testing new kernels on this target. However the ADS GCPlus Linux
 * boot ROM leaves the MMU enabled when it passes control to U-Boot. So
 * we use lowlevel_init (CONFIG_INIT_CRITICAL) to remedy that problem.
 */
#undef  CONFIG_SKIP_LOWLEVEL_INIT
#define CONFIG_SKIP_RELOCATE_UBOOT	1

/*
 * High Level Configuration Options
 * (easy to change)
 */
#define CONFIG_SA1110		1	/* This is an SA1100 CPU	*/
#define CONFIG_GCPLUS		1	/* on an ADS GCPlus Board      */

#undef CONFIG_USE_IRQ			/* we don't need IRQ/FIQ stuff */

#define CONFIG_CMDLINE_TAG	 1	/* enable passing of ATAGs	*/
#define CONFIG_SETUP_MEMORY_TAGS 1
#define CONFIG_INITRD_TAG	 1

/*
 * Size of malloc() pool
 */
#define CFG_MALLOC_LEN          (CFG_ENV_SIZE + 128*1024)
#define CFG_GBL_DATA_SIZE       128     /* size rsrvd for initial data */


/*
 * Hardware drivers
 */
#define CONFIG_DRIVER_LAN91C96	/* we have an SMC9194 on-board */
#define CONFIG_LAN91C96_BASE	0x100e0000

/*
 * select serial console configuration
 */
#define CONFIG_SERIAL3          1	/* we use SERIAL 3 on ADS GCPlus */

/* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE

#define CONFIG_BAUDRATE		38400


/*
 * Command line configuration.
 */
#include <config_cmd_default.h>

#define CONFIG_CMD_DHCP


#define CONFIG_BOOTP_MASK	CONFIG_BOOTP_DEFAULT

#define CONFIG_BOOTDELAY	3
#define CONFIG_BOOTARGS		"console=ttySA0,38400n8 mtdparts=sa1100-flash:1m@0(zImage),3m@1m(ramdisk.gz),12m@4m(userfs) root=/dev/nfs ip=bootp"
#define CONFIG_BOOTCOMMAND	"bootp;tftp;bootm"
#define CFG_AUTOLOAD            "n"             /* No autoload */

#if defined(CONFIG_CMD_KGDB)
#define CONFIG_KGDB_BAUDRATE	38400		/* speed to run kgdb serial port */
#define CONFIG_KGDB_SER_INDEX	2		/* which serial port to use */
#endif

/*
 * Miscellaneous configurable options
 */
#define	CFG_LONGHELP				/* undef to save memory		*/
#define	CFG_PROMPT		"ADS GCPlus # "	/* Monitor Command Prompt	*/
#define	CFG_CBSIZE		256		/* Console I/O Buffer Size	*/
#define	CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
#define	CFG_MAXARGS		16		/* max number of command args	*/
#define CFG_BARGSIZE		CFG_CBSIZE	/* Boot Argument Buffer Size	*/

#define CFG_MEMTEST_START	0xc0400000	/* memtest works on	*/
#define CFG_MEMTEST_END		0xc0800000	/* 4 ... 8 MB in DRAM	*/

#undef  CFG_CLKS_IN_HZ		/* everything, incl board info, in Hz */

#define	CFG_LOAD_ADDR		0xc0000000	/* default load address	*/

#define	CFG_HZ			3686400		/* incrementer freq: 3.6864 MHz */
#define CFG_CPUSPEED		0x0a		/* set core clock to 206MHz */

						/* valid baudrates */
#define CFG_BAUDRATE_TABLE	{ 9600, 19200, 38400, 57600, 115200 }

/*-----------------------------------------------------------------------
 * Stack sizes
 *
 * The stack sizes are set up in start.S using the settings below
 */
#define CONFIG_STACKSIZE	(128*1024)	/* regular stack */
#ifdef CONFIG_USE_IRQ
#define CONFIG_STACKSIZE_IRQ	(4*1024)	/* IRQ stack */
#define CONFIG_STACKSIZE_FIQ	(4*1024)	/* FIQ stack */
#endif

/*-----------------------------------------------------------------------
 * Physical Memory Map
 */
#define CONFIG_NR_DRAM_BANKS	2	   /* we have 2 banks of DRAM */
#define PHYS_SDRAM_1		0xc0000000 /* SDRAM Bank #1 */
#define PHYS_SDRAM_1_SIZE	0x01000000 /* 16 MB */
#define PHYS_SDRAM_2		0xc8000000 /* SDRAM Bank #2 */
#define PHYS_SDRAM_2_SIZE	0x01000000 /* 16 MB */


#define PHYS_FLASH_1		0x08000000 /* Flash Bank #1 */
#define PHYS_FLASH_SIZE		0x00800000 /* 8 MB */
#define PHYS_FLASH_BANK_SIZE    0x01000000 /* 16 MB Banks */
#define PHYS_FLASH_SECT_SIZE    0x00040000 /* 256 KB sectors (x2) */

#define CFG_FLASH_BASE		PHYS_FLASH_1

/*-----------------------------------------------------------------------
 * FLASH and environment organization
 */
#if	1
#define CFG_MAX_FLASH_BANKS	1	/* max number of memory banks */
#define CFG_MAX_FLASH_SECT	128	/* max number of sectors on one chip */

/* timeout values are in ticks */
#define CFG_FLASH_ERASE_TOUT	(2*CFG_HZ) /* Timeout for Flash Erase */
#define CFG_FLASH_WRITE_TOUT	(2*CFG_HZ) /* Timeout for Flash Write */
#else
/* REVISIT: This doesn't work on ADS GCPlus just yet: */
#define CFG_FLASH_CFI           1       /* flash is CFI conformant      */
#define CFG_FLASH_CFI_DRIVER    1       /* use common cfi driver        */
#define CFG_FLASH_USE_BUFFER_WRITE 1    /* use buffered writes (20x faster) */
#define CFG_MAX_FLASH_BANKS     1       /* max # of memory banks        */
#define CFG_FLASH_INCREMENT     0       /* there is only one bank       */
#define CFG_MAX_FLASH_SECT      128     /* max # of sectors on one chip */
/*#define CFG_FLASH_PROTECTION    1       /--* hardware flash protection    */
#define CFG_FLASH_BANKS_LIST    { CFG_FLASH_BASE }
#endif

#define	CFG_ENV_IS_IN_FLASH	1
#define CFG_ENV_ADDR		(PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE)	/* Addr of Environment Sector	*/
#define CFG_ENV_SIZE		PHYS_FLASH_SECT_SIZE

#endif	/* __CONFIG_H */
Commit	Line	Data
855a496f WD	1	/*
	2	* (C) Copyright 2002
	3	* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
	4	* Marius Groeger <mgroeger@sysgo.de>
	5	*
	6	* 2003-2004 (c) MontaVista Software, Inc.
	7	*
	8	* Configuation settings for the ADS GraphicsClient+ board.
	9	*
	10	* See file CREDITS for list of people who contributed to this
	11	* project.
	12	*
	13	* This program is free software; you can redistribute it and/or
	14	* modify it under the terms of the GNU General Public License as
	15	* published by the Free Software Foundation; either version 2 of
	16	* the License, or (at your option) any later version.
	17	*
	18	* This program is distributed in the hope that it will be useful,
	19	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	20	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	21	* GNU General Public License for more details.
	22	*
	23	* You should have received a copy of the GNU General Public License
	24	* along with this program; if not, write to the Free Software
	25	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	26	* MA 02111-1307 USA
	27	*/
	28
	29	#ifndef __CONFIG_H
	30	#define __CONFIG_H
	31
	32	#undef DEBUG
	33
	34	/*
	35	* The ADS GCPlus Linux boot ROM loads U-Boot into RAM at 0xc0200000.
	36	* We don't actually init RAM in this case since we're using U-Boot as
	37	* an secondary boot loader during Linux kernel development and testing,
	38	* e.g. bootp/tftp download of the kernel is a far more convenient
	39	* when testing new kernels on this target. However the ADS GCPlus Linux
	40	* boot ROM leaves the MMU enabled when it passes control to U-Boot. So
400558b5	41	* we use lowlevel_init (CONFIG_INIT_CRITICAL) to remedy that problem.
855a496f	42	*/
8aa1a2d1 WD	43	#undef CONFIG_SKIP_LOWLEVEL_INIT
8aa1a2d1 WD	44	#define CONFIG_SKIP_RELOCATE_UBOOT 1
855a496f WD	45
	46	/*
	47	* High Level Configuration Options
	48	* (easy to change)
	49	*/
	50	#define CONFIG_SA1110 1 /* This is an SA1100 CPU */
	51	#define CONFIG_GCPLUS 1 /* on an ADS GCPlus Board */
	52
	53	#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
	54
	55	#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
	56	#define CONFIG_SETUP_MEMORY_TAGS 1
	57	#define CONFIG_INITRD_TAG 1
	58
	59	/*
	60	* Size of malloc() pool
	61	*/
	62	#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
	63	#define CFG_GBL_DATA_SIZE 128 /* size rsrvd for initial data */
	64
	65
	66	/*
	67	* Hardware drivers
	68	*/
	69	#define CONFIG_DRIVER_LAN91C96 /* we have an SMC9194 on-board */
	70	#define CONFIG_LAN91C96_BASE 0x100e0000
	71
	72	/*
	73	* select serial console configuration
	74	*/
	75	#define CONFIG_SERIAL3 1 /* we use SERIAL 3 on ADS GCPlus */
	76
	77	/* allow to overwrite serial and ethaddr */
	78	#define CONFIG_ENV_OVERWRITE
	79
	80	#define CONFIG_BAUDRATE 38400
	81
855a496f	82
72eb0efa JL	83	/*
	84	* Command line configuration.
	85	*/
	86	#include <config_cmd_default.h>
	87
	88	#define CONFIG_CMD_DHCP
	89
	90
	91	#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
855a496f WD	92
	93	#define CONFIG_BOOTDELAY 3
	94	#define CONFIG_BOOTARGS "console=ttySA0,38400n8 mtdparts=sa1100-flash:1m@0(zImage),3m@1m(ramdisk.gz),12m@4m(userfs) root=/dev/nfs ip=bootp"
	95	#define CONFIG_BOOTCOMMAND "bootp;tftp;bootm"
	96	#define CFG_AUTOLOAD "n" /* No autoload */
	97
72eb0efa	98	#if defined(CONFIG_CMD_KGDB)
855a496f WD	99	#define CONFIG_KGDB_BAUDRATE 38400 /* speed to run kgdb serial port */
	100	#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
	101	#endif
	102
	103	/*
	104	* Miscellaneous configurable options
	105	*/
	106	#define CFG_LONGHELP /* undef to save memory */
	107	#define CFG_PROMPT "ADS GCPlus # " /* Monitor Command Prompt */
	108	#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
	109	#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
	110	#define CFG_MAXARGS 16 /* max number of command args */
	111	#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
	112
	113	#define CFG_MEMTEST_START 0xc0400000 /* memtest works on */
	114	#define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
	115
	116	#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
	117
	118	#define CFG_LOAD_ADDR 0xc0000000 /* default load address */
	119
	120	#define CFG_HZ 3686400 /* incrementer freq: 3.6864 MHz */
	121	#define CFG_CPUSPEED 0x0a /* set core clock to 206MHz */
	122
	123	/* valid baudrates */
	124	#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
	125
	126	/*-----------------------------------------------------------------------
	127	* Stack sizes
	128	*
	129	* The stack sizes are set up in start.S using the settings below
	130	*/
	131	#define CONFIG_STACKSIZE (1281024) / regular stack */
	132	#ifdef CONFIG_USE_IRQ
	133	#define CONFIG_STACKSIZE_IRQ (41024) / IRQ stack */
	134	#define CONFIG_STACKSIZE_FIQ (41024) / FIQ stack */
	135	#endif
	136
	137	/*-----------------------------------------------------------------------
	138	* Physical Memory Map
	139	*/
	140	#define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
	141	#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
	142	#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
	143	#define PHYS_SDRAM_2 0xc8000000 /* SDRAM Bank #2 */
	144	#define PHYS_SDRAM_2_SIZE 0x01000000 /* 16 MB */
	145
	146
	147	#define PHYS_FLASH_1 0x08000000 /* Flash Bank #1 */
	148	#define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
	149	#define PHYS_FLASH_BANK_SIZE 0x01000000 /* 16 MB Banks */
	150	#define PHYS_FLASH_SECT_SIZE 0x00040000 /* 256 KB sectors (x2) */
	151
	152	#define CFG_FLASH_BASE PHYS_FLASH_1
	153
	154	/*-----------------------------------------------------------------------
	155	* FLASH and environment organization
	156	*/
	157	#if 1
	158	#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
	159	#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
	160
	161	/* timeout values are in ticks */
	162	#define CFG_FLASH_ERASE_TOUT (2CFG_HZ) / Timeout for Flash Erase */
163	#define CFG_FLASH_WRITE_TOUT (2CFG_HZ) / Timeout for Flash Write */
164	#else
42dfe7a1	165	/* REVISIT: This doesn't work on ADS GCPlus just yet: */
855a496f WD	166	#define CFG_FLASH_CFI 1 /* flash is CFI conformant */
	167	#define CFG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
	168	#define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
	169	#define CFG_MAX_FLASH_BANKS 1 /* max # of memory banks */
	170	#define CFG_FLASH_INCREMENT 0 /* there is only one bank */
	171	#define CFG_MAX_FLASH_SECT 128 /* max # of sectors on one chip */
42dfe7a1	172	/#define CFG_FLASH_PROTECTION 1 /-- hardware flash protection */
855a496f WD	173	#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
	174	#endif
	175
	176	#define CFG_ENV_IS_IN_FLASH 1
	177	#define CFG_ENV_ADDR (PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE) /* Addr of Environment Sector */
	178	#define CFG_ENV_SIZE PHYS_FLASH_SECT_SIZE
	179
	180	#endif /* __CONFIG_H */